Compare a decoder and a demultiplexer with block diagram, Computer Engineering

Assignment Help:

Compare a decoder and a demultiplexer with suitable block diagrams.

Ans. Demultiplexer has similar circuit as decoder but here e is obtained as the particular input line, the output lines are similar as decoder (that is max 2ⁿ). The information at E will be converted to one of the output line and the output line will be selected through bit combination of n select lines.

Block diagrams of a decoder and a demultiplexer

1817_Block diagrams of a decoder and a demultiplexer.png

Related Discussions:- Compare a decoder and a demultiplexer with block diagram

By which analog signal combine with a carrier frequency, Analog signals can...

Analog signals can be by combining them with a carrier frequency (A) Carried (B) Transported (C) Multiplexed

Interpreted language and a compiled language, Difference between an interpr...

Difference between an interpreted language and a compiled language? Ans) A compiled language is written and then run by a compiler which checks its syntax and compresses it int

Java program , Q.--> The program simulates a student management system havi...

Q.--> The program simulates a student management system having thE following:The interface uses command buttons to (i) add,edit,delete,update and cancel the records, (ii) to naviga

Cg, raster scan display system

raster scan display system

Advantage to depth first search, Advantage to depth first search: It j...

Advantage to depth first search: It just looks like it will be a long period it finds 'DAN' until. This highlights an important drawback for depth first search. It can regular

Comparison between risc and cisc - computer architecture, Comparison betwee...

Comparison between risc and cisc - computer architecture: CISC Emphasis on hardware Includes multi-clock complex instructions Memory-to-memory

How numbering plan is achieved in modern telephony, How numbering plan is a...

How numbering plan is achieved in modern telephony? Give the structure with example. The objective of numbering plan is to uniquely identify every subscriber connected to a tel

Spcc, Disadvantages of macro processor

Disadvantages of macro processor

Explain the concept of concurrent and parallel execution, The Concept of Co...

The Concept of Concurrent and Parallel Execution Real world systems are concurrent in nature and computer science is about modeling the real world. Illustrations of real world

Data hazards in computer architecture, Data hazards - computer architec...

Data hazards - computer architecture : A main effect of pipelining is to alter the relative timing of instructions by overlapping their execution. This introduces contro

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages