Basic tradeoff of concerns for instruction set design, Computer Engineering

Assignment Help:

Q. Basic Tradeoff of concerns for instruction set design?

Basic Tradeoff: Smaller instruction (less space) vs. desire for more powerful instruction repertoire.

Generally programmer desire:

  • More operands andop-code: as it results in smaller programs
  • More addressing modes: for greater flexibility in implementing functions such as multiple branching,table manipulations.

Though a 32 bit instruction however will occupy double the space and can be fetched at double the rate of a 16 bit instruction thoughcan't be doubly useful. 

Factors which are must to be considered for deciding about instruction length:

  • Memory size: if larger memory range is to be addressed then more bits can be needed in address field.
  • Memory organization: if addressed memory is virtual memory then memory range that is to be addressed by instruction is larger than physical memory size.
  • Memory transfer length: Instruction length mustgenerally be equal to data bus length or multiple of it.
  • Memory transfer: Data transfer rate from memory preferablymust be equivalent to processor speed. It may become a bottleneck if processor executes instructions faster than rate of fetching the instructions. One solution for this problem is to use cache memory or another solution can be to keep instruction short.

Generally an instruction length is kept as a multiple of length of a character (which is 8 bits), and equal to length of fixed-point number. The term word is commonly used in this context. Generally the word size is equal to length of fixed point number or equal to memory-transfer size. Additionally a word must store integral number of characters. So word size of 16 bit, 32 bit, 64 bit are to be coming very common and henceforth the similar length of instructions are normally being used.


Related Discussions:- Basic tradeoff of concerns for instruction set design

Illustration of an instruction cycle, Q. Illustration of an instruction cyc...

Q. Illustration of an instruction cycle? Instruction cycle displayed in given figure comprises subsequent stages: First address of the subsequent instruction is calculat

Phython, super ascii string checker

super ascii string checker

What is a data class, What is a Data Class? The Data class verifies in ...

What is a Data Class? The Data class verifies in which table space the table is stored when it is formed in the database

Perform binary addition, Q. Explain the following: a. BCD code b. Gra...

Q. Explain the following: a. BCD code b. Gray code c. Excess-3 code d. True complement method Q. Addition-Subtraction-Multiplication-Division: Perform Binary Addi

Which is not a valid page replacement policy, Which is not a valid page rep...

Which is not a valid page replacement policy? Ans. RU policy (Recurrently used) is not a valid page replacement policy.

What is gdpro and magicdraw uml, What is GDPro and  MagicDraw UML GDP...

What is GDPro and  MagicDraw UML GDPro : This  is a full suite of code  management tools and UML. MagicDraw UML: UML diagrams fully support this: MagicDraw RConverter a

Explain routing tone in strowger telephony, Explain routing tone in strowge...

Explain routing tone in strowger telephony with waveforms and the timings. The call-in-progress tone or routing tone is a 400 Hz or 800 Hz intermittent pattern. In electromec

Terminates a particular pvm process, Q. Terminates a particular PVM process...

Q. Terminates a particular PVM process? int pvm_kill( int tid ) Terminates a particular PVM process. tid Integer task identifier of PVM process to be killed (not itself).

Dbms, Find a 3NF decomposition of the following relation scheme: University...

Find a 3NF decomposition of the following relation scheme: University (Faculty, Dean, Department, Chair, Professor, Rank, Student}. The University relation satisfies the following

What is a recursively enumerable language, What is a recursively enumerable...

What is a recursively enumerable language?            The languages that is accepted by TM is said to be recursively enumerable (r. e) languages.  Enumerable means that the stri

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd