Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Define the ADDRESSING MODES?
The elementary set of operands in 8086 can reside in memory, register and immediate operand. How can these operands be retrievedby various addressing modes? The answer to the question above is provided in the subsequent sub-section. Large number of addressing modes assists in addressing complex data structures with ease. A number of specific Terms and registers roles for addressing:
Base register (BX, BP): These registers are employed for pointing to base of a stack, array etc.
Index register (SI, DI): These registers are employed as index registers in data and/or extra segments.
Displacement: It signifies offset from the segment address.
Addressing modes of 8086
Mode
Description
Direct
Effective address is the displacement of memory variable.
Register Indirect
Effective address is the contents of a register.
[BX]
[SI]
[DI]
[BP]
Based
Effective address is the sum of a base register and a displacement.
LIST[BX]
(OFFSET LIST + BX)
[BP + 1]
Indexed
Effective address is the sumof an index register and a displacement.
LIST[SI]
[LIST +DI]
[DI + 2]
Based Indexed
Effective address is the sum of a base and an index register.
[BP + DI]
Based Indexed with
displacement
Effective address is the sum of a base register, an index register, and a displacement.
[BX + SI + 2]
Find a 3NF decomposition of the following relation scheme: University (Faculty, Dean, Department, Chair, Professor, Rank, Student}. The University relation satisfies the following
to find the area under curve
Current Pentium 4 based MPUs use Hyper-threading, but the next-generation cores, Woodcrest and Merom, Conroe will not. While some have alleged that this is because Hyper-threading
Give the circuit of a TTL NAND gate and explain its operation in brief. Ans: Operation of TTL NAND Gate: Fig.(d) Demonstrates a TTL NAND gate with a totem pole output.
SPC stands (A) Standard Protocol Control (B) Stored Program Control (C) Signaling and switching Centre (D) Signaling Process Center Ans: SPC repres
A series of keystrokes and mouse clicks that can be abbreviated into a one keystroke or mouse click.
What are the properties of E-cash? Properties: a. Monetary Value: It must be backed through either cash, bank –certified cashier’s cheque and authorized credit cards.
Define Word/byte rotation and XOR bit masking encryption technique to make sure secured transactions on the net? Word/byte rotation and XOR bit masking: In this process t
What are the Data types of VHDL VHDL. A multitude of language or user defined data types can be used. This may mean dedicated conversion functions are needed to convert object
explain michesons inferometer
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd