Not gate- introduction microprocessors , Electrical Engineering

NOT Gate

NOT  gate performs the  inversion operation. This is  also know  as complemented. It  change high logic  level into  low logic level or vice versa. This is a single  input gate . the  output Y can be  expressed in  terms of inputs  as

 

 Y = A -

Where A   represents  NOT operation. If  input  a NOT  gate is  A then out put will be A ( it is  pronounced as A bar)  the logical  symbol  and truhtabel of not  gate  are shown  in fig.

681_NOT  gate.PNG

                                         Figure (a)  symbol  and (b) truth table of not gate

Posted Date: 4/3/2013 7:24:40 AM | Location : United States







Related Discussions:- Not gate- introduction microprocessors , Assignment Help, Ask Question on Not gate- introduction microprocessors , Get Answer, Expert's Help, Not gate- introduction microprocessors Discussions

Write discussion on Not gate- introduction microprocessors
Your posts are moderated
Related Questions
Q. Obtain a block diagram of a shift-left/right register using D flip-flops. Q. Design a 4-bit universal shift register. Q. (a) Show a block diagram of an SRFF connected to s

A 25KVA, 3 phase, wye-connected, 400v synchronous generator has a synchronous impedance of 0.05 +j1.6 ohms per phase. Determine the full load voltage regulation at (a) 0.8 power

Q. How do you calculate the insulation resistance of transformer and what is the minimum value? Ans. The insulation resistance of the transformer will be calculated by using

Describe the process of DAMPING. You explanation should include an example of each of the following:- Over-damping, Under-damping, Zero-damping, Critically da

Q. What is the basic working of Decoders? An n-bit binary code is capable of encoding up to 2 n distinct elements of information. A decoder is a combinational network that decode

Why is the signal first attenuated and then amplified?

LDA  Load Accumulator Direct Instruction This instruction is used to copy  data from  memory whose  address is directly specified in the  instruction to th e accumulator. The i

#quesFind a minimum two level, multiple-output AND-OR gate circuit to realize these functions (eight gates minimum). F1(a,b,c,d) =Sm(10,11,12,15) +D (4,8,14) F2(a,b,c,d) =Sm(4,11

schmitt triggering with emitter coupled transister

up-down counter