Sampling, Electrical Engineering

Assignment Help:

Write an m-file "sampling.m", which will take as an input:  a signal and a sampling step and will display the sampled signal and the magnitude of its Fourier transform.

sampling.m

function sampling(x,step)
plot(x(1:step:end),'-o')
plot(abs(fft(x(1:step:end))))

use x as the input signal

x=(sin([0:pi/8:4*pi]))

Run the function with step=1.Increase the sampling step 2,4,8.... and observe what happens with the spectrum.

What happens with the spectrum as the sampling step increases?

What should be the minimum sampling frequency (maximum sampling step) of a signal?


Related Discussions:- Sampling

List the various addressing modes present in 8086, List the various address...

List the various addressing modes present in 8086? There are 12 addressing modes are present in 8086. They are, (a) Register and immediate addressing modes _  Register ad

How does voice one dsl work?, Question 1 Define the term telecommunication...

Question 1 Define the term telecommunication? Discuss briefly the various uses of telecommunication in daily life Question 2 Explain the powers and functions of the TRAI

Mobile and wirelss communicatio, In a CDMA system, the signal is spr...

In a CDMA system, the signal is spread over a large bandwidth by multiplying the transmitted symbol by a sequence of short pulses, also called chips. The

Total harmonic distortion, Q. Explain the term total harmonic distortion. D...

Q. Explain the term total harmonic distortion. Describes the functionary of a total harmonic distortion analyzer. Total Harmonic Distortion: Nonlinear behaviors of circuit el

Explain state transition diagram, a. Explain State Transition Diagram and d...

a. Explain State Transition Diagram and define the various SDL symbols used in state transition diagram. b. Draw the signal exchange diagram for a local call used to show the se

Positive edge triggered d flip flop , Positive  Edge Triggered D Flip Flop...

Positive  Edge Triggered D Flip Flop In this type  of D flip Flop  ( 7475)  shown in figure  the output changes with  positive  edge  of the CLK when CLK  changes  from 0 to 1

Logic Gates, XOR gate BY using NAND gate Only

XOR gate BY using NAND gate Only

Determine rc in given figure, Q. Afixed-biasmethod is illustrated in Figure...

Q. Afixed-biasmethod is illustrated in Figure. Assuming ICBO to be small compared to I BQ and I CQ , find RB such that the operating point corresponds to I CQ = 14 mA, V CEQ = 7

Merits and demerits of collector-to-base bias, Merits and Demerits of Colle...

Merits and Demerits of Collector-to-base bias: Merits: In this type of circuit the circuit stabilizes the operating point against differences in temperature and β (that i

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd