Sampling, Electrical Engineering

Assignment Help:

Write an m-file "sampling.m", which will take as an input:  a signal and a sampling step and will display the sampled signal and the magnitude of its Fourier transform.

sampling.m

function sampling(x,step)
plot(x(1:step:end),'-o')
plot(abs(fft(x(1:step:end))))

use x as the input signal

x=(sin([0:pi/8:4*pi]))

Run the function with step=1.Increase the sampling step 2,4,8.... and observe what happens with the spectrum.

What happens with the spectrum as the sampling step increases?

What should be the minimum sampling frequency (maximum sampling step) of a signal?


Related Discussions:- Sampling

Compare dispersion effects single mode and multimode fibre, Compare dispers...

Compare dispersion effects in single mode and multimode fibres? The optical fibres were categorized within two according to the number of modes it passes as: • Single mode fibre

Cross-subsidy and multi-year tariff - electricity policies, Cross-subsidy:...

Cross-subsidy: The policy gives clarity on determination of cross-subsidy and additional surcharges for open access to consumers and lays down a timeframe for rationalization

ET1410, MODULE 2 EXERCISE: OP-AMP CONFIGURATION

MODULE 2 EXERCISE: OP-AMP CONFIGURATION

Electronic voltage regulators, Electronic voltage regulators: Electron...

Electronic voltage regulators: Electronic voltage regulators operate through comparing the actual output voltage to a few internal fixed reference voltages. Any type of differ

Vital parameters of regulator quality, Vital parameters of regulator qualit...

Vital parameters of regulator quality: 1. The output voltage's temperature coefficient of is the change in output voltage with temperature (perhaps averaged over a certain tem

Compute efficiency of 4 hours full load at 0.8 power factor, Q. A 10-kVA tr...

Q. A 10-kVA transformer is known to have an iron loss of 150 W and a full-load copper loss of 250 W. If the transformer has the following load cycle, compute its all-day efficiency

Digital electronics, Design a recycling MOD 19 up counter using JK FFs. In ...

Design a recycling MOD 19 up counter using JK FFs. In your design, include the logic circuit diagram and the timing diagram output that counts from 000002 = 010 to 100112 = 1910. C

Find the number of possible station frequencies, Q. Find the number of poss...

Q. Find the number of possible station frequencies in the AM broadcast system in the United States

What do you mean by sequential blocks, Q. What do you mean by Sequential Bl...

Q. What do you mean by Sequential Blocks? Neglecting propagation delays, which are measures of how long it takes the output of a gate to respond to a transition at the input of

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd