Hold response sequence-microprocesssor, Assembly Language

Hold Response Sequence

The HOLD pin is examined at leading edge of each clock pulse. If it is received active line by the processor before T4 of the earlier cycle/during the T1 state of the current cycle and the CPU activates HLDA in the next clock cycle and for the succeeding bus cycles, the bus will be given to another requesting master.  The control of the bus is not regained by the processor till the requesting master does not drop the HOLD pin low. When the request is issued by the requesting master, the HLDA is issued by the processor at the trailing edge of the next clock, as explained in Figure. The other conditions have already been described in the signal description section for the HLDA andHOLD signals.

934_Hold response sequence.jpg

Posted Date: 10/10/2012 3:03:19 AM | Location : United States







Related Discussions:- Hold response sequence-microprocesssor, Assignment Help, Ask Question on Hold response sequence-microprocesssor, Get Answer, Expert's Help, Hold response sequence-microprocesssor Discussions

Write discussion on Hold response sequence-microprocesssor
Your posts are moderated
Related Questions
wap proram for bthe addition of two 3*3 matrix

a program that display English letters excluding vowels


) What is the difference between re-locatable program and re-locatable data?

The modes are determined by the contents of the control register, whose format is given in Figure These modes are: Mode 0: If a group is in mode 0, it is divided into 2 sets.

TEST : Logical Compare Instruction: The TEST instruction performs bit by bit logical AND operation on the 2 operands. Each bit of the result is then set to value I, if the equival

How can i starting with Assembly langauge?

write a program that calculates the fibonacci series: except for the first two numbers in the sequence

Introduction to Microprocessor: Microprocessor works like a CPU in a microcomputer. It's present as a single IC chip in a microcomputer. Microprocessor is the soul of the machi

Typical link to modems for synchronous and asynchronous transmissions are shown in Figure. With regard to the synchronous connections it is consider that the timing is controlled