8279 keyword /display controller-microprocessor, Assembly Language

8279 Keyword /Display Controller :

1320_8279.jpg

Figure shows the structure of 8279 and its interface to the bus. Addressing is according to the table given below.

CS        RD                   WR                  AO       Transfer Description

0          1                      0                      0          Data bus to data bus buffer

0          1                      0                      1          Data bus to control register

0          0                      1                      0          Data buffer register to data bus

0          0                      1                      1          Status register to data bus

8279 scans every row of the keyboard by sending out row addresses on SL2-SL0 and inputting   signals on the return  lines  RL7-RL0,  that are  column  addresses.  When a depressed key is detected the key is automatically denounced by weighting 10 ms to check if the same key remains depressed. If a depressed key is detected and 8 bit code word corresponding to key position is assemble by joining column, shift and row position and control status as follows:

1563_control status.jpg

R-row (scan line address)

C-column (return line address)

The CNTL and SHFT pins are utilized to support control and shift keys. The key position is then entered into

8x8 FIFO sensor IRQ (Interrupt Request) and memory line are activated if sensor memory was previously empty.

The timing and control registers are collection flags and registers that are accessed by commands. The 3 MSBs of the command decide its meaning and type of the remaining 5 bits. Out of 8 eight types of commands 3three commands are essential the formats of the three commands are as follows

Key board display mode set- it specifies the input and display methods and which is used in initialize the 8279. Its format is:

Control bits to set up input mode

1040_controla bits.jpg

DD  Control bits to set display modes

00-left entry, 8 8 bit displays

01- Left entry, 16 8 bit display

10-right entry, 8 8 bit displays

11-right entry, 16 8 bit displays

KKK

000 encoded keyboard scan mode having 2-key lockout

001 Decoded keyboard scan mode having 2 key lockouts.

010 encoded keyboard scan mode having N-key rollover

011 Decoded keyboard scan mode having N-key rollover

100 encoded sensor matrix scan mode

101 Decoder sensor matrix scan mode

110 strobe input having encoded display scan

111 strobe input having decoded display scan

Read FIFO Sensor Memory:

 It is denoted that a read operation from the data buffer register inputs a byte from the FIFO memory. In the sensor mode it particular which row has to be read. This command is required before inputting data from the FIFO memory. Its format is given below

336_format 2.jpg

Row address to be read in a sensor mode

Bit 4 is auto increment bit. If 1 next input is from the next byte in the FIFO Write to display memory:

Indicates that write to data buffer register will put data in display memory

Its format is

1278_format[.jpg

The  address  of the  location  in the display  memory  where  the  data  for  the next  write  will  be stored  8279 provides 2 choice for handling the situation in which more than one key is depressed at approximate the same time. With the 2-key lockout choice, if another key is depressed whereas the first key is being denounced, the key which is released last will be entered into the FIFO. If the second key is depressed within 2 scan cycles after the first key is denounced and the first key remains depressed after the second one is released, then the first key is identified. If more than 1 is depressed, after they are depressed they all are entered in the order they were sensed.

8279 contain a sensor matrix mode in which signals in the return lines are stored into the FIFO at the row equivalent to the scan address.

Posted Date: 10/10/2012 7:18:23 AM | Location : United States







Related Discussions:- 8279 keyword /display controller-microprocessor, Assignment Help, Ask Question on 8279 keyword /display controller-microprocessor, Get Answer, Expert's Help, 8279 keyword /display controller-microprocessor Discussions

Write discussion on 8279 keyword /display controller-microprocessor
Your posts are moderated
Related Questions
Flag Manipulation and Processor Control Instructions These instructions control the functioning of available hardware inside the processor chip. These are categorized into thes

DAA: Decimal Adjust Accumulator:- This instruction is utilized to convert the result of the addition operation of 2 packed BCD numbers to a valid BCD number. The conclusion has to

describes vertical and horizontal web services protocols. Next, identify the similarities and differences between vertical and horizontal web services protocols. Finally, explain w

This unit introduces the topic of evaluating interactive products. It is a short unit as evaluation is discussed in more detail in Block 4. Its brevity should give you additional t

RISC Characteristics : The  concept  of  RISC  architecture  include  an  attempt  to  reduce  execution  time  by make  simple  the instruction set of the computer. The main c

hi!im looking for someone who expert in an assembly language and help me write the programmed!Thank you

Explain the basic method for implementing paging

RET : Return from the Procedure:- At each CALL instruction, the register IP and register CS of the next instruction is pushed to stack, before the control is transferred to the

a- Trace the following program fragment and find out the content of ax after the          the execution of the program.         X db   5,7  -3,-9,4,-7,9               Mov

Write a program to solve problem 9, Summation Program, on page 179 of chapter 5 in the textbook (book:kip Irvine Assembly Language sixth edition)