Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Fundamental differences between RISC and CISC architecture?
Fundamental differences between RISC and CISC architecture. The following table lists following differences:
CISC
RISC
1. Large number of instructions - from
120 to 350.
1. Relatively fewer instructions - less than 100.
2. Employs a variety of data types and a large number of addressing modes.
2. Relatively fewer addressing modes.
3. Variable-length instruction formats.
3. Fixed-length instructions generally 32 bits, easy to decode instruction format.
4. Instructions manipulate operands residing in memory.
4. Mostly register-register operations. The only memory access is by explicit LOAD/STORE instructions.
5. Number of Cycles Per Instruction (CPI) varies from 1-20 depending upon the instruction.
5. Number of CPI is one as it uses pipelining. Pipeline in RISC is optimised due to simple instructions and instruction formats.
6. GPRs varies from 8-32. But no support is available for the parameter passing and function calls.
6. Large number of GPRs are available which are mainly used as Global registers and as a register based procedural call and parameter passing stack so optimised for structured programming.
7. Microprogrammed Control Unit.
7. Hardwired Control Unit.
Translation Look aside Buffer : A TLB is a cache that holds only page table mapping If there is no matching entry in the TLB for a page ,the page table have to
Cache coherence refers to the integrity of data stored in local caches of a shared resource. Cache coherence is a special case of memory coherence. When clients in a system, mainly
explain succession planning and strategies for harvesting and ending the venture
Q. Calculate Register Transfer Time? A clock isn't included explicitly in any statements discussed above. But it is presumed that all transfers take place during clock edge tra
duality
Bitwise-AND Operator: & AND-expression : relational-expression AND-expression & equality-expression The bitwise-AND operator (&) compares each bit of its first operand t
In digital ICs, Schottky transistors are preferred over normal transistors because of their ? Ans. Lower propagation delay in digital ICs, as shottky transistors reduce
a) Make a cell array variable that would kept for a student his or her name, university id number, and GPA. Print this information. b) Make a structure variable that would kept
What are the gates required to build a half adder ? Ans. The gates needed to build a half adder are EX-OR gate and AND gate as shown below the logic diagram of half adder:
What is Organizational Structure? A business organization may be structured in many dissimilar ways, depending upon the environment within which it handles. There is always
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd