Explain balanced wye-connected load, Electrical Engineering

Assignment Help:

Balanced Wye-Connected Load

Let us consider a three-phase, four-wire 208-V supply system connected to a balanced wye connected load with an impedance of 10 20° , as shown in Figure (a). We shall solve for the line currents and draw the corresponding phasor diagram.

Conventionally it is assumed that 208 V is the rms value of the line-to-line voltage of the supply system, and the phase sequence is positive, or A-B-C, unless mentioned otherwise. The magnitude of the line-to-neutral (or phase) voltages is given by 208/√3, or 120 V. Selecting the line currents returning through the neutral conductor, as shown in Figure, we have

1407_Balanced Wye-Connected Load.png

Note that ¯VBC has been chosen arbitrarily as the reference phasor, as in Figure (b). Assuming the direction of the neutral current toward the load as positive, we obtain

1532_Balanced Wye-Connected Load1.png

That is to say that the system neutral and the star point of the wye-connected load are at the same potential, even if they are not connected together electrically. It makes no difference whether they are interconnected or not.

Thus, for a balanced wye-connected load, the neutral current is always zero. The line currents and phase currents are equal inmagnitude, and the line currents are in phasewith the corresponding phase currents. The line-to-line voltages, in magnitude, are √3 times the phase voltages, and the phase voltages lag the corresponding line voltages by 30°.

The phasor diagram is drawn in Figure(b), from which it can be observed that the balanced line (or phase) currents lag the corresponding line-to-neutral voltages by the impedance

55_Balanced Wye-Connected Load2.png

angle (20° in our example). The load power factor is given by cos 20° for our problem, and it is said to be lagging in this case, as the impedance angle is positive and the phase current lags the corresponding phase voltage by that angle.

The problem can also be solved in a simpler way by making use of a single-line equivalent circuit, as shown in Figure(c),

303_Balanced Wye-Connected Load3.png

in which ¯ VL-N is chosen as the reference for convenience. The magnitude of the line current and the power factor angle are known; the negative sign associated with the angle indicates that the power factor is lagging. By knowing that the line (or phase) currents ¯IA, ¯IB, ¯IC lag their respective voltages ¯VAN, ¯VBN, and ¯VCN by 20°, the phase angles of various voltages and currents, if desired, can be obtained with respect to any chosen reference, such as ¯VBC.


Related Discussions:- Explain balanced wye-connected load

Dual trace and dual beam cro, what is difference between dual trace and dua...

what is difference between dual trace and dual beam cro?

Transparent latch d flip flop, Transparent latch D flip  Flop A typica...

Transparent latch D flip  Flop A typical  example  of this  type of D flop  is 7475 shown  in figure when CLK  connected is enable signal is high and the flip  flop  is enabled

Calculate the open circuit voltage, This question is designed to give you ...

This question is designed to give you practice in manipulating circuit equations using j notation, and to demonstrate that techniques that you have already studied in the d.c. c

Solve for the time-domain forced response of the resultant, Consider an RLC...

Consider an RLC series circuit excited by v(t) = V m cos ωt in the time domain. By using superposition, solve for the time-domain forced response of the resultant current through

Find the quantum levels, A uniform quantizer is said to have 16 levels, and...

A uniform quantizer is said to have 16 levels, and hence is called a midriser. The saturation levels are to correspond to extreme values of the message of 1 V ≤  f(t) ≤ 17 V. Find

Signal and system, You are required to implement below shift system in MATL...

You are required to implement below shift system in MATLAB, t0 is the amount of shift towards left or right. y(t)= x(t-t0) Implement MATLAB code, where shift should be taken as

Calculate the maximum analog output voltage, Q. For the 4-bit D/A converter...

Q. For the 4-bit D/A converter of Figure, calculate: (a) The maximum analog output voltage. (b) The minimum analog output voltage. (c) The smallest detectable analog outpu

Corrosion, I want to know whether the circuits for both methods(linear pola...

I want to know whether the circuits for both methods(linear polarization resistance and electrochemical impedance spectroscopy) are same or not?

Can you show the decimal to octal conversion, Q. Can you show the Decimal t...

Q. Can you show the Decimal to Octal Conversion? To convert decimal to octal is somewhat more difficult. The usual method to convert from decimal to octal is repeated division

Input characteristics - power semiconductor devices , Input Characteristics...

Input Characteristics Transistors  can be  operated in the switching  mode. If  base  current IB  is zero transistor is in  an ON  state  behaves as a switch. If  the base  cur

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd