Counter-controlled analog to digital converter, Electrical Engineering

Assignment Help:

Q. Counter-controlled analog to digital converter?

Figure shows the block diagram of a counter-controlledA/Dconverter. Resetting the binary counter to zero produces D/A output voltage V2 = 0 and initiates the analog-to-digital conversion. When the analog input V1 is larger than the DAC (D/A converter) output voltage, the comparator output will be high, thereby enabling the AND gate and incrementing the counter. V2 is increased

1526_Counter-controlled analog to digital converter.png

as the counter gets incremented; when V2 is slightly greater than the analog input signal, the comparator signal becomes low, thereby causing the AND gate to stop the counter. The counter output at this point becomes the digital representation of the analog input signal. The relatively long conversion time needed to encode the analog input signal is the major disadvantage of this method.


Related Discussions:- Counter-controlled analog to digital converter

Explain steady-state error of linear systems, Q. Explain Steady-State Error...

Q. Explain Steady-State Error of Linear Systems? If the steady-state response of the output does not agree exactly with the steady state of the input, the system is said to hav

Solution manual, Ask question #Minimum 100 words accespted#i want solution ...

Ask question #Minimum 100 words accespted#i want solution manual of electronic instrumentation and measurements

Show a block diagram of a 4-bit, Q. Show a block diagram of a 4-bit, parall...

Q. Show a block diagram of a 4-bit, parallel-input shift-right register and briefly explain its operation.

What are the features used mode 1 in 8255, What are the features used mode ...

What are the features used mode 1 in 8255? Two groups - group A and group B are available for stored data transfer. 1. Each group have one 8-bit data I/O port and one 4-bit

Sbi subtract immediate with borrow instruction, SBI Subtract Immediate  w...

SBI Subtract Immediate  with Borrow  Instruction This  instruction is  used to subtract 8 bit  data and  borrow from the  accumulator. The  result of  the operation is  stored

Jfet applications, how is it possible to operate Q3 with no dc drain? where...

how is it possible to operate Q3 with no dc drain? where is the dc operating point?

Discrete time system transfer function, For a discrete time unit step input...

For a discrete time unit step input x(kT), the output  y(kT) of a system is shown below,   Part (a)  Obtain the Z-transform of the output signal y(kT).   Part (b)   F

Delay time - power semiconductor devices , Delay time ( t d ) Initiall...

Delay time ( t d ) Initially a thyristor  remains  in forward  blocking  stat when  anode to cathode forward  voltage  is applied  and gate  to cathode circuit is opened. As t

What do you mean by inaccessible area coverage, Q. What do you mean by Inac...

Q. What do you mean by Inaccessible area coverage? Marshy lands, hilly areas, etc where ground surveys could be very difficult, remote sensing technique can provide reliable an

Determine the flux densities, In the magnetic circuit shown in Figure (a) t...

In the magnetic circuit shown in Figure (a) the coil of 500 turns carries a current of 4 A. The air-gap lengths are g 1 = g 2 = 0.25 cm and g 3 = 0.4 cm. The cross-sectional are

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd