Counter-controlled analog to digital converter, Electrical Engineering

Assignment Help:

Q. Counter-controlled analog to digital converter?

Figure shows the block diagram of a counter-controlledA/Dconverter. Resetting the binary counter to zero produces D/A output voltage V2 = 0 and initiates the analog-to-digital conversion. When the analog input V1 is larger than the DAC (D/A converter) output voltage, the comparator output will be high, thereby enabling the AND gate and incrementing the counter. V2 is increased

1526_Counter-controlled analog to digital converter.png

as the counter gets incremented; when V2 is slightly greater than the analog input signal, the comparator signal becomes low, thereby causing the AND gate to stop the counter. The counter output at this point becomes the digital representation of the analog input signal. The relatively long conversion time needed to encode the analog input signal is the major disadvantage of this method.


Related Discussions:- Counter-controlled analog to digital converter

Explain about subscriber loops signalling, Q. Explain about Subscriber loop...

Q. Explain about Subscriber loops signalling? In a telephone network, subscriber loop signal linger lies upon the kind of a telephone instrument used. The intra exchange signal

Ac, power factor improvement

power factor improvement

Control, The goal of this project is to model a system and to design a cont...

The goal of this project is to model a system and to design a controller for the system so that the closed-loop system performs satisfactorily.

Description of clauses used in a parallel construct, Q. Description of clau...

Q. Description of clauses used in a parallel construct? When a thread comes across a parallel construct a set of new threads is made to execute parallel region. Inside the para

Forecast the retail price of industrial electricity, Your assignment is to ...

Your assignment is to write a one page paper answering the question posed below. One page is the absolute limit. (You must attach a technical appendix showing computer output for

Describe watch dog timer and reaction timer, a. Given a timer with a termin...

a. Given a timer with a terminal count and a clock frequency of 10 MHz measure the following: (i) Range & Resolution (ii) Terminal count values needed to measure 3ms interval

Simplified operation on transistor, Simplified operation: Figu...

Simplified operation: Figure: Simple circuit to show the labels of a bipolar transistor. The essential value of a transistor comes from its capability to make use

Zener diod, what is zeenar doide and explain its working

what is zeenar doide and explain its working

What do you mean by sign bit, Q. What do you mean by Sign Bit? The sign...

Q. What do you mean by Sign Bit? The sign bit is like simple as it gets 0 denotes a positive number and 1 denote a negative number and flipping the value of this bit flips the

Gis application architecture, GIS application architecture: GIS applic...

GIS application architecture: GIS application architecture should 1  Give a framework and the essential programming interfaces to enable complex GIS applications to be deve

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd