Counter-controlled analog to digital converter, Electrical Engineering

Assignment Help:

Q. Counter-controlled analog to digital converter?

Figure shows the block diagram of a counter-controlledA/Dconverter. Resetting the binary counter to zero produces D/A output voltage V2 = 0 and initiates the analog-to-digital conversion. When the analog input V1 is larger than the DAC (D/A converter) output voltage, the comparator output will be high, thereby enabling the AND gate and incrementing the counter. V2 is increased

1526_Counter-controlled analog to digital converter.png

as the counter gets incremented; when V2 is slightly greater than the analog input signal, the comparator signal becomes low, thereby causing the AND gate to stop the counter. The counter output at this point becomes the digital representation of the analog input signal. The relatively long conversion time needed to encode the analog input signal is the major disadvantage of this method.


Related Discussions:- Counter-controlled analog to digital converter

Explain current divider rule, Explain current divider rule Current flow...

Explain current divider rule Current flow through at every resistor that connected by parallel can be find by using current divider rules (CDR).

Ideal or perfect transformer, a) A 230 V/25V, 50 HZ transformer with a rate...

a) A 230 V/25V, 50 HZ transformer with a rated primary current of 1,2 Amps is used to supply a number of 25 V, 30 Watt halogen light bulbs. Assuming an ideal transformer and tha

Explain memory mapped i/o scheme for the allocation, Explain Memory Mapped ...

Explain Memory Mapped I/O Scheme. Memory Mapped I/O Scheme: In this scheme there is only one address space. Address space is explained as all possible addresses which microproc

Explain about the typical embedded system hardware unit, Explain about the ...

Explain about the typical embedded system hardware unit. Typical Embedded System Hardware Unit: Program Flow and data path Control Unit (CU): comprises a fetch unit for fetc

Construct a truth table and get the minimum sop expression, Q. For the logi...

Q. For the logic circuit of Figure, construct a truth table and obtain the minimum SOP expression.

Long-term plans for technical loss reduction, Long-Term Plans for Technical...

Long-Term Plans for Technical Loss Reduction Long-term measures for technical loss reduction include all measures that require to be taken for the improvement of quality and r

Example of registers to registers , Example of Registers Example : W...

Example of Registers Example : Write  the instruction to copy  data byte 24H  stored  in register C to register B  Solution : The instruction to copy  data byte  is  a

Analysis flow, Analysis Flow Similar to most subjects, the analysis of...

Analysis Flow Similar to most subjects, the analysis of semiconductor devices is also performed by starting from simpler problems and regularly progressing to more complex one

Depletion type mosfet, Depletion type MOSFET The channel is of silico...

Depletion type MOSFET The channel is of silicon. It can be two type of channel that is an n-type or p-type channel; it is still mostly silicon. After that, we take note that

Explain the synchronous compensators, Explain the Synchronous Compensators ...

Explain the Synchronous Compensators These are synchronous motors running without mechanical loads (or with load if required). Similar to the synchronous generators, they can a

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd