Counter-controlled analog to digital converter, Electrical Engineering

Assignment Help:

Q. Counter-controlled analog to digital converter?

Figure shows the block diagram of a counter-controlledA/Dconverter. Resetting the binary counter to zero produces D/A output voltage V2 = 0 and initiates the analog-to-digital conversion. When the analog input V1 is larger than the DAC (D/A converter) output voltage, the comparator output will be high, thereby enabling the AND gate and incrementing the counter. V2 is increased

1526_Counter-controlled analog to digital converter.png

as the counter gets incremented; when V2 is slightly greater than the analog input signal, the comparator signal becomes low, thereby causing the AND gate to stop the counter. The counter output at this point becomes the digital representation of the analog input signal. The relatively long conversion time needed to encode the analog input signal is the major disadvantage of this method.


Related Discussions:- Counter-controlled analog to digital converter

Use mesh analysis and nodal analysis to determine current, Q. Use (a) mesh ...

Q. Use (a) mesh analysis and (b) nodal analysis to determine the current through the 4-resistor of the circuit of Figure.

Explain einstein relation, Explain Einstein relation. Einstein relation...

Explain Einstein relation. Einstein relation: There exists a significant relation between the diffusion constant and the mobility. It is termed as the Einstein relation and

Smallest unit of information on a machine, Q. Smallest unit of information ...

Q. Smallest unit of information on a machine? Short for the binary digit the smallest unit of information on a machine. This term was first used in 1946 by the John Tukey, a le

Can you explain twos complement division, Q. Can you explain twos Complemen...

Q. Can you explain twos Complement Division? 2's complement division is repeated 2's complement subtraction. The 2's complement of the divisor is calculated, and then added to

#title.superposition theorem, .coments on the limitation of the superpositi...

.coments on the limitation of the superposition theorem

Common-emitter configuration, Common-emitter configuration: The commo...

Common-emitter configuration: The common-emitter that is abbreviated as CE transistor configuration is displayed in figure.  The transistor terminal common to both the input

Buck boost converter - power supplies , Buck Boost Converter The outpu...

Buck Boost Converter The output  of buck boost  regulator may be  less than  or greater than the  input  voltage. Since  the polarity of output  voltage  is opposite  to that

Case 2 a>b - program description, Case 2 ( A>B) Suppose XX = 05H ( stor...

Case 2 ( A>B) Suppose XX = 05H ( stored  in A ) And  YY = 02H ( stored  in B). Then carry  flag will  reset by CMP instruction, since  A> B in this  case JNC  will transfer the

Engineer, explain the alphanumeric codes

explain the alphanumeric codes

Pu value, the p.u. reactance of a 25 MVA, 13.2 kV alternator 0.5 p.u. On a ...

the p.u. reactance of a 25 MVA, 13.2 kV alternator 0.5 p.u. On a base of 50 MVA and 13.8 KV the p.u. value shall be

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd