Counter-controlled analog to digital converter, Electrical Engineering

Assignment Help:

Q. Counter-controlled analog to digital converter?

Figure shows the block diagram of a counter-controlledA/Dconverter. Resetting the binary counter to zero produces D/A output voltage V2 = 0 and initiates the analog-to-digital conversion. When the analog input V1 is larger than the DAC (D/A converter) output voltage, the comparator output will be high, thereby enabling the AND gate and incrementing the counter. V2 is increased

1526_Counter-controlled analog to digital converter.png

as the counter gets incremented; when V2 is slightly greater than the analog input signal, the comparator signal becomes low, thereby causing the AND gate to stop the counter. The counter output at this point becomes the digital representation of the analog input signal. The relatively long conversion time needed to encode the analog input signal is the major disadvantage of this method.


Related Discussions:- Counter-controlled analog to digital converter

Develop the equivalent circuits, (a) contains a freewheeling diode Dm, comm...

(a) contains a freewheeling diode Dm, commonly connected across an inductive load to provide a path for the current in the inductive load when the switch S is opened after time t (

Plc and control system analysis, The assignment is to plan, design and writ...

The assignment is to plan, design and write a PLC program on the FX Training Software using a PART SUPPLY CONTROL SYSTEM based on the requirement specification outlined be

Engineering design, following on from the first tma in this module, produce...

following on from the first tma in this module, produce a design report for one design of the product based on one of the scenarios covered on the following pages.

Linear system to a unit-step excitation, Q. The response v(t) of a linear s...

Q. The response v(t) of a linear system to a unit-step excitation i(t) is given by v(t) = (5 - 3e -t + 2e -2t ) u(t). Determine the transfer function H(s) = V (s)/I (s).

Can you explain about multiple poles, Q. Can you explain about Multiple Pol...

Q. Can you explain about Multiple Poles? Let us consider that F 1 (s) has all simple poles except, say, at s = p 1 which has a multiplicity m. Then one can write When

Subtract contents of memory and borrow from accumulator, Subtract Contents ...

Subtract Contents of Memory and Borrow from Accumulator The contents of the  memory  pointed  by the HL register  pair  and the borrow  flag are subtracted from the  contents

Diode, using a sketch explain the frequency response of rc coupled transist...

using a sketch explain the frequency response of rc coupled transistor amplifier

Calculate the dc voltage appearing across the brushes, The armature of a fo...

The armature of a four-pole dcmachine has a simplex lap wound commutator winding (which has the number of parallel paths equal to the number of poles) with 120 two-turn coils. If t

Emf produced by windings, Q. emf produced by windings? The time variati...

Q. emf produced by windings? The time variation of emf for a single conductor corresponds to the spatial variation of air-gap flux density. By suitable winding design, the harm

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd