Counter-controlled analog to digital converter, Electrical Engineering

Assignment Help:

Q. Counter-controlled analog to digital converter?

Figure shows the block diagram of a counter-controlledA/Dconverter. Resetting the binary counter to zero produces D/A output voltage V2 = 0 and initiates the analog-to-digital conversion. When the analog input V1 is larger than the DAC (D/A converter) output voltage, the comparator output will be high, thereby enabling the AND gate and incrementing the counter. V2 is increased

1526_Counter-controlled analog to digital converter.png

as the counter gets incremented; when V2 is slightly greater than the analog input signal, the comparator signal becomes low, thereby causing the AND gate to stop the counter. The counter output at this point becomes the digital representation of the analog input signal. The relatively long conversion time needed to encode the analog input signal is the major disadvantage of this method.


Related Discussions:- Counter-controlled analog to digital converter

Complement method of binary subtraction , complement method of binary subtr...

complement method of binary subtraction This  method is  used for  subtraction  as subtraction is  converted to addition. Use following  steps  to perform  subtraction ;

Electric circuits, How to design a single phase distribution circuit from a...

How to design a single phase distribution circuit from a supply point to a load?

Discuss about signal distortion in optical waveguides, Discuss about signal...

Discuss about signal distortion in optical waveguides Ans: The major reason for signal distortion within optical waveguide is dispersion. Dispersion of the transmitted

N-type semiconductor, a)  Sketch the variation of electron concentration wi...

a)  Sketch the variation of electron concentration with temperature for i)  an n-type semiconductor doped with 1021  donors m-3 ii)  an intrinsic semiconductor.  b)  Expla

Complete the timing diagram for counter, Q. When the J and K inputs of a JK...

Q. When the J and K inputs of a JKFF are tied to logic 1, this device is known as a divide-by-2 counter. Complete the timing diagram shown in Figure for this counter.

Which steps are used for the procurement, Q. Which Steps are used for the p...

Q. Which Steps are used for the procurement? a. Initially, an introductory letter may be sent addressed to The Head, NRSA Data Centre, National Remote Sensing Agency, Balanagar

Opimization, I want to know latest optimization technique and algorithm for...

I want to know latest optimization technique and algorithm for modal reduction and pid controller design

Compute efficiency of transformer in power factor lagging, Q. A 10-kVA, 200...

Q. A 10-kVA, 200:400-V, single-phase transformer gave these test results: • Open-circuit test (LVwinding supplied): 200V, 3.2 A, 450 W • Short-circuit test (HV winding suppli

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd