Define the xor gate - microprocessor, Electrical Engineering

Assignment Help:

Define the XOR GATE - Microprocessor?

The XOR GATE is a alike to an OR gate except for the instance when all the inputs are high. With a XOR gate when all the inputs are high the output will be low. In an OR gate the output would be high if all the inputs were high.

The output Q is true if either input A is true OR input B is true, however not when both of them are true: Q = (A AND NOT B) OR (B AND NOT A). This is like the OR gate but excluding both inputs being true. The output is true if inputs A and B are DIFFERENT. The Boolean and symbol expression for a 2-input XOR gate is shown below.

1937_Define the XOR GATE - Microprocessor 1.png

The truth table for a 2-input XOR gate is shown underneath.

X INPUT 

Y INPUT

OUTPUT 

0

0

0

0

1

1

1

0

1

1

1

0

The XOR gate is used often in mathematical circuits. An illustration of the use of a XOR gate is in the half-adder circuit. If any input is high the output of the half-adder needs to be high but if both inputs are high the output needs to be low and a carry out needs to be generated. The half-adder circuit is shown underneath.

272_Define the XOR GATE - Microprocessor 2.png


Related Discussions:- Define the xor gate - microprocessor

Communication, what do you mean by band in communication? how it differs fr...

what do you mean by band in communication? how it differs from bandwidth?

Use ideal op-amp technique to find voltage at point, Q. In the circuit show...

Q. In the circuit shown in Figure, use the ideal op-amp technique to find: (a) v o as a function of v i . (b) The voltage at A.

Unconditional call instruction - call instruction , Unconditional Call Inst...

Unconditional Call Instruction CALL ( Unconditional Call) Instructions :This  instruction calls the subroutine program stored at memory  location specified  in the  instruction

3 phase meter, What is reading mechanism of a 3 phase meter?

What is reading mechanism of a 3 phase meter?

De multiplexing address data bus, De multiplexing Address Data Bus (AD 7 - ...

De multiplexing Address Data Bus (AD 7 - AD 0 ) As it is already discussed that  lower  order address bus (A 7 - A 0 )  is multiplexed  with data bus (D 7 - D 0 ). Hence  pins

Conductors for lines, Conductors for Lines The sizing of conductor mus...

Conductors for Lines The sizing of conductor must depend upon the load it is expected to serve and other factors, such as capacity required in future. Or else conductors/cable

Carrier concentrations, Carrier Concentrations For the calcu...

Carrier Concentrations For the calculation of semiconductor electrical properties and analyzing device behavior, it is necessary to know the number of charge carrier

What is extended memory system, What is XMS? XMS: The memory system is ...

What is XMS? XMS: The memory system is splits in three major parts as: system area, XMS (extended memory system) and TPA (transient program area). The kind of microprocessor in

DLD, DESIGN SR LATCH WITH UNIVARSAL LOGIC GATES.DRAW AND EXPLAIN THE LOGIC ...

DESIGN SR LATCH WITH UNIVARSAL LOGIC GATES.DRAW AND EXPLAIN THE LOGIC DIAGRAMS

find power flow solution for the system, For the 3 bus system shown below ...

For the 3 bus system shown below all values are given in pu on a 100MVA base (a) Use Matlab functions lfgauss and lfnewton to find power flow solution for the system, accurate

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd