Define the xor gate - microprocessor, Electrical Engineering

Assignment Help:

Define the XOR GATE - Microprocessor?

The XOR GATE is a alike to an OR gate except for the instance when all the inputs are high. With a XOR gate when all the inputs are high the output will be low. In an OR gate the output would be high if all the inputs were high.

The output Q is true if either input A is true OR input B is true, however not when both of them are true: Q = (A AND NOT B) OR (B AND NOT A). This is like the OR gate but excluding both inputs being true. The output is true if inputs A and B are DIFFERENT. The Boolean and symbol expression for a 2-input XOR gate is shown below.

1937_Define the XOR GATE - Microprocessor 1.png

The truth table for a 2-input XOR gate is shown underneath.

X INPUT 

Y INPUT

OUTPUT 

0

0

0

0

1

1

1

0

1

1

1

0

The XOR gate is used often in mathematical circuits. An illustration of the use of a XOR gate is in the half-adder circuit. If any input is high the output of the half-adder needs to be high but if both inputs are high the output needs to be low and a carry out needs to be generated. The half-adder circuit is shown underneath.

272_Define the XOR GATE - Microprocessor 2.png


Related Discussions:- Define the xor gate - microprocessor

Output characteristics , Output Characteristics The output  or drain  ...

Output Characteristics The output  or drain  characteristic of N - Channel  power MOSFET. When gate  is made positive with respect to the source an N type  channel  is formed

Operation - unijunction transistor, Operation - unijunction transistor: ...

Operation - unijunction transistor: Operation : Imagine that the emitter supply voltage is turned biased and a small emitter reverse current flows. Then the intrinsic stand

Develop an electric equivalent network, Q. For the mechanical spring-mass-f...

Q. For the mechanical spring-mass-friction system shown in Figure, the differential equation relating the force F(t) and the velocity u(t) is given by  where M is themass,D

Simulation of a pn junction, Simulation of a pn Junction An n + p jun...

Simulation of a pn Junction An n + p junction is fabricated on a p-type silicon substrate with N A = 8×10 15 cm -3 . The n+ region has a concentration of N D = 1.5×10 18

Addressing model , Addressing Model As we have learned  already  that ...

Addressing Model As we have learned  already  that each instruction has two  parts  one is  op code and another  is operand. Op code  specified  the type  of operations to be

Sampled-data and digital control systems, Q. Sampled-data and digital contr...

Q. Sampled-data and digital control systems? These differ fromthe continuous-data systems in that the signals at one or more points of the system are in the form of either a pu

Explain the operation of rc phase shift oscillator, Question 1 With the he...

Question 1 With the help of energy band diagram differentiate between Insulators, semiconductors and metals Question 2 Explain the operation of RC phase shift oscillator

Which interrupt has the highest priority, TRAP has the maximum priority ...

TRAP has the maximum priority There are 2 types of interrupts external and internal. NMI has highest priority between all external interrupts,TRAP has highest priority between

Customer relationship management software, Customer Relationship Management...

Customer Relationship Management Software CRM software products are most varied and variable in cost and functionality. The significant CRM software application includes: a

FET operation, ON output plot of a JFET n-channel transistor if ID is close...

ON output plot of a JFET n-channel transistor if ID is close to IDSS does the value of VGS close to VP?

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd