Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Define the XOR GATE - Microprocessor?
The XOR GATE is a alike to an OR gate except for the instance when all the inputs are high. With a XOR gate when all the inputs are high the output will be low. In an OR gate the output would be high if all the inputs were high.
The output Q is true if either input A is true OR input B is true, however not when both of them are true: Q = (A AND NOT B) OR (B AND NOT A). This is like the OR gate but excluding both inputs being true. The output is true if inputs A and B are DIFFERENT. The Boolean and symbol expression for a 2-input XOR gate is shown below.
The truth table for a 2-input XOR gate is shown underneath.
X INPUT
Y INPUT
OUTPUT
0
1
The XOR gate is used often in mathematical circuits. An illustration of the use of a XOR gate is in the half-adder circuit. If any input is high the output of the half-adder needs to be high but if both inputs are high the output needs to be low and a carry out needs to be generated. The half-adder circuit is shown underneath.
Q. Considering the circuit shown in Figure, sketch v(t) and the energy stored in the capacitor as a function of time.
what is the definition of logic gates
Q. It is desired to have a sag or tilt of no more than 10% when a 50Hz square wave is impressed on an amplifier stage. The output circuit resistance is Rv=1K. What minimum value of
Calculate the current flow in 30Ω resistor for the circuit in figure using Thevenin's Theorem.
When you have a three phase short circuit of power cables laid in a trefoil formation they repel apart very dramatically. Why is this and what is happening?
Ask question #how to construct thunderstrom detector with circuit breaker.
Q. A 345-kV, 60-Hz, three-phase transmission line delivers 600 MVA at 0.866 power factor lagging to a three-phase load connected to its receiving- end terminals. Assuming that the
HOW TO DESIGN
For Parity Flag PRE ( Return on Parity Even) and RPO ( Return on Parity Odd) Instructions RPE returns from the subroutine to the calling program if parity flag is not s
For the 3 bus system shown below all values are given in pu on a 100MVA base (a) Use Matlab functions lfgauss and lfnewton to find power flow solution for the system, accurate
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd