Fetching a word from memory - computer architecture, Computer Engineering

Fetching a word from memory:

CPU transfers the address of the needed information word to the memory address register (MAR). Address of the needed word is transferred to the primary memory.

  • In the meantime, the CPU uses the control lines of the memory bus to mention that a read operation is needed.
  • After issuing this request, the CPU waits till it retains an answer from the memory, informing it that the required function has been finished. It is accomplished through the use of another control signal on the memory bus, which will be denoted as Memory Function Completed (MFC).
  • The memory sets this signal to one to mention that the contents of the particular location in the memory have been read and are available on the data lines of the memory bus.
  • We will suppose that as soon as the MFC signal is set to one, the information on the data lines is loaded into

MDR and is therefore available for use inside the CPU. It finishes the memory fetch operation.

 

1960_Fetching a word from memory.png

The actions required for instruction Move (R1), R2 are:

MAR - [R1]

  • Begin Read operation on the memory bus
  • Wait for the response of the MFC from the memory
  • Load MDR from the memory bus
  • R2 - [MDR]

Signals activated for that problem are:

  • WMFC MDRout
  • R1out, MARin,
  • Read MDRinE, , R2in

 

Posted Date: 10/13/2012 6:44:21 AM | Location : United States







Related Discussions:- Fetching a word from memory - computer architecture, Assignment Help, Ask Question on Fetching a word from memory - computer architecture, Get Answer, Expert's Help, Fetching a word from memory - computer architecture Discussions

Write discussion on Fetching a word from memory - computer architecture
Your posts are moderated
Related Questions
In a hundred-line exchange 24 two-motion selectors are used. Draw the schematic you suggest for this exchange and explain its working. How many simultaneous calls can be made durin

Number systems   Consider a decimal number:               7654.32   Short hand for:            7 * 103 + 6*102 + 5* 101 + 4*100 + 3*10 -1  + 2*10 -2   Likewise

Handler's Classification In 1977, Wolfgang Handler proposed an detailed notation for expressing the parallelism and pipelining of computers. Handler's classification addresses

Illustrate 16-bit ISA?  Compare it with 8-bit ISA bus.  The only difference between 8 and 16-bit ISA bus is that an extra connector is attached behind the 8-bit connector. 16-b

What is C++ reference and JAVA final? Association ends must be bound at initialization and cannot be altered. C++ references can fully enforce these semantics, and the JAVA fin

Segment Combinations In 8086 assembler provides a means for combining segments declared in various modules. Some typical combine types are: 1.   PUBLIC: This combine directi

How will this difference b interpreted? When one pointer is subtracted from another pointer, the number of elements between the two pointers always includes the element pointed

Q. How can this arithmetic processor be associated to the CPU?  Two mechanisms are used for connecting arithmetic processor to CPU.   If an arithmetic processor is treated a

What are called stalls? An alternative representation of the operation of a pipeline in the case of a cache miss gives the function performed by every pipeline stage in each cl

A physical drive is drive the in which you can physically see in the computer system itself. That is the gadget itself. Logical drive is placed inside the physical drive and th