Daa decimal adjust accumulator instruction , Electrical Engineering

DAA Decimal Adjust Accumulator Instruction

This  instruction adjusts the contents  of the accumulator  into BDC (Binary Coded Decimal )  form  after a BCD  addition. It should be  used after ADD, ADI etc instruction if performing  BCD  addition  the  instruction format is

DAA

This is the only instruction which  uses auxiliary carry flag internally.

Flag: All flags  are moodier according  t the result.

 Followings  procedure is used by DAA instruction to convert the contents of th e accumulator from binary  to BCD.

a.If the value of  low order  four bits (D3 -D0)  in the accumulator of the accumulator  9 the instruction adds  6  to the low order four bits.

b.If the value of high  order four bits  (D7-D4)  in the accumulator  is more  than 9 the instruction adds  6 to the high  order four bits

See followings  example to understand the  working  of DAA instruction.

Posted Date: 4/5/2013 12:28:31 AM | Location : United States







Related Discussions:- Daa decimal adjust accumulator instruction , Assignment Help, Ask Question on Daa decimal adjust accumulator instruction , Get Answer, Expert's Help, Daa decimal adjust accumulator instruction Discussions

Write discussion on Daa decimal adjust accumulator instruction
Your posts are moderated
Related Questions
Calculate the N.A of a step index fibre having n 1 =1.48 and n 2 =1.46. What is the maximum entrance angle ψ max for this fibre if the outer medium is air with n 1 =1.0? Given

Refer to Figure 100. Assume MKS units. Given: R1= 4, R2=14, R3= 9, I4= 8, I5= 7. Determine: Ieq, Req, and V3.

Q. Three identical impedances of 30 30° are connected in delta to a three-phase 173-V system by conductors that have impedances of 0.8 + j0.6  each. Compute the magnitude of the l

three reasons why a chamfer shouldn''t be considered an unimportant dimension

Measures for Improving Joints and Connection 1. Spacing of poles: The spacing between poles (for overhead lines) is also an important requirement. Long spans will result in

Consider an RLC series circuit excited by v(t) = V m cos ωt in the time domain. By using superposition, solve for the time-domain forced response of the resultant current through

A quantizer has 130 quantum levels that exactly span the extremes of a symmetrically ?uctuating message with step size δv = 0.04 V. Determine the following: (a) |f(t)|max.

Q. A 345-kV, 60-Hz, three-phase transmission line delivers 600 MVA at 0.866 power factor lagging to a three-phase load connected to its receiving- end terminals. Assuming that the

Disconnection of Supply: An Appellate Tribunal has been created over the Commissions for speedy dispute resolution. It is assumed to adjudicate appeals against orders of the a

Characteristics of  unijunction transistor: Characteristics : The static emitter characteristic of UJT at a given inter base voltage VBB in shown in fig. From fig., it is no