Calculate expected peak demand for transformer, Electrical Engineering

What is the expected peak demand for a transformer feeding the following loads?       

                  Connected                kVA                          Demand

                Feeder 1   A560 kVA                               .75

                Feeder 2   B150 kVA                               .65

                Feeder 3   C100 kVA                               .80

                Diversity factor = 1.A

          

 

Posted Date: 2/28/2013 4:46:31 AM | Location : United States







Related Discussions:- Calculate expected peak demand for transformer, Assignment Help, Ask Question on Calculate expected peak demand for transformer, Get Answer, Expert's Help, Calculate expected peak demand for transformer Discussions

Write discussion on Calculate expected peak demand for transformer
Your posts are moderated
Related Questions
Q. The response v(t) of a linear system to a unit-step excitation i(t) is given by v(t) = (5 - 3e -t + 2e -2t ) u(t). Determine the transfer function H(s) = V (s)/I (s).

Issue In Sub-Transmission and Distribution Systems The major issue in Sub-transmission and Distribution systems or rather the issue confronting the power sector as an overall,

Q. Determine the Laplace transform for each of the following functions from the basic de?nition of Equation. (a) f 1 (t) = u(t) (b) f 2 (t) = e-at (c) f 3 (t) = df (t) dt,

a. Describe what you understand by 'offset voltage' and 'offset current' of op-amp.  Discuss with a neat circuit diagram the method used for minimizing offset voltage and offset cu

Q. Explain the construction and operation of Enhancement MOSFET? The construction of an N-channel enhancement MOSFET is shown in figure below. Two highly doped N + regions are

Squeeze Castings: Squeeze casting, also known as liquid metal forging, is a combination of casting and forging process . The molten metal is poured into the bottom half


Q. Counters are used to realize various dividers in the schematic representation of the digital clock shown in Figure. The blocks labeled "logic array" are logic gate combinations

Three byte instruction The  instruction which  have 16  bit data address  as its  operand  are three byte  instruction. They  need three  memory  locations to store  them in m