And-logical instruction-microprocessor, Assembly Language

Assignment Help:

AND: Logical AND: This instruction bit by bit ANDs the source operand that might be an immediate, or a memory location or register to the destination operand that might be a memory location or register. The result is in the destination operand. At least 1 operand should be a register or a memory operand. Both of the operands can't be memory locations or immediate operands. An immediate operand can't be a destination operand. The instance of this instruction is as follows:

Example :

673_AND1.jpg

If the content of register AX is 3FOFH, the first instance instruction will carry out the operation as given below. The result 3F9FH will be in the AX register.

2420_AND2.jpg

The result 0008H will be in  register AX.

 


Related Discussions:- And-logical instruction-microprocessor

Ror-logical instruction-microprocessor, ROR : Rotate Right without Carry: ...

ROR : Rotate Right without Carry: This instruction rotates the contents of destination operand to the bit-wise right either by one or by the count specified in register CL, exclud

Write an assembly language program, You are to write an assembly language p...

You are to write an assembly language program called subfaq.s that computes the generalized subfactorial function of nonnegative integer inputs i0 and n. The generalized subfactori

Port mapped or mapped input output, Port Mapped I/O or I/O Mapped I/O I...

Port Mapped I/O or I/O Mapped I/O I/O devices are mapped into a separate address space. This is generally accomplished by having a different set of signal lines to denote a mem

Progframmw, write a programme the addition two 3*3 matrix and stored in fro...

write a programme the addition two 3*3 matrix and stored in from list

Cobol, #I submitted my assignment this morning and it is still processing. ...

#I submitted my assignment this morning and it is still processing. How long does it take?

Sequence of interrupts, As an instance of the normal priority mode, imagine...

As an instance of the normal priority mode, imagine that initially AEOI is equal to 0 and all the ISR and IMR bits are clear. Also consider that, as shown in given figure, requests

Iret-loop-unconditional branch instruction-microprocessor, IRET : Return f...

IRET : Return from ISR:- When an interrupt service routine is called, before transferring control to it, the IP, CS  register and flag registers are stored in the stack to ment

4 bit 2s complement multiplier, How to design 4 bit signed 2s complement m...

How to design 4 bit signed 2s complement multiplier?

Operating systems, what would be the typical pricing for helping out on Ope...

what would be the typical pricing for helping out on Operating systems 1 assignments at UCI

Flowchart for the sequence of 8251-microprocessor, Flowchart for the sequen...

Flowchart for the sequence of 8251 Whether the control, mode or sync character register is selected depends on the accessing sequence.  A flowchart of the sequencing is given i

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd