And-logical instruction-microprocessor, Assembly Language

AND: Logical AND: This instruction bit by bit ANDs the source operand that might be an immediate, or a memory location or register to the destination operand that might be a memory location or register. The result is in the destination operand. At least 1 operand should be a register or a memory operand. Both of the operands can't be memory locations or immediate operands. An immediate operand can't be a destination operand. The instance of this instruction is as follows:

Example :

673_AND1.jpg

If the content of register AX is 3FOFH, the first instance instruction will carry out the operation as given below. The result 3F9FH will be in the AX register.

2420_AND2.jpg

The result 0008H will be in  register AX.

 

Posted Date: 10/12/2012 2:22:42 AM | Location : United States







Related Discussions:- And-logical instruction-microprocessor, Assignment Help, Ask Question on And-logical instruction-microprocessor, Get Answer, Expert's Help, And-logical instruction-microprocessor Discussions

Write discussion on And-logical instruction-microprocessor
Your posts are moderated
Related Questions
Typical link to modems for synchronous and asynchronous transmissions are shown in Figure. With regard to the synchronous connections it is consider that the timing is controlled

Prime Finder - assembly program: Problem:  Prime Finder   In this problem you will write a small program that tests whether a given integer is a prime number or not.  Let's

what will be the value of EAX after following instructions execute? mov bx, 0FFFFh and bx, 6Bh

Write a program to solve problem 9, Summation Program, on page 179 of chapter 5 in the textbook (book:kip Irvine Assembly Language sixth edition)

SHORT  : The  SHORT operator denoted to the assembler that only one byte is needed to code the displacement for a jump (for example displacement is within -128 to +127 bytes fr

Description: LC3 allows input from keyboard and output to display on the screen. This lab will exercise the input/output capability using LC-3 Assembly language. Procedure

give the explaination of timing diagram minimum mode memory write cycle

Register Organization of 8086 8086  has  a great  set  of registers  containing  special  purpose and general  purpose  registers.  All the 8086 resisters are 16-bit registers.

RISC Characteristics : The  concept  of  RISC  architecture  include  an  attempt  to  reduce  execution  time  by make  simple  the instruction set of the computer. The main c

Intel's 8237 DMA controller : 1) The 8237 contain 4 independent I/O channels 2) It contains 27 registers, 7 of which are system-wide registers and 5 for each channel. 3)