What is session layer, Electrical Engineering

Assignment Help:

Q. What is Session Layer?

Session layer is used to allow users to identify themselves when waiting access to the network. This is concerned with setting up and sustaining an operational session between terminals. For example ‘signing on' at the commencement of a task and ‘signing off' at its end. Major function of the session layer is to organize different sessions between cooperating entities and perform all related functions such as synchronization, failure management , control etc. for the successful execution of a session. Another facility offered by session layer is called Activity management.


Related Discussions:- What is session layer

Use of speaker, Q. Use of Speaker? Speaker:Basically speaker is the rec...

Q. Use of Speaker? Speaker:Basically speaker is the receiver for telephone. Speaker converts electrical signals received from local loop to acoustical signals(sound waves) that

Mode 2 - boost converter, Mode 2 In this  mode transistor  gets turne...

Mode 2 In this  mode transistor  gets turned off by  the negative output  of PWM  current  flows  through  inductance L diode D then  divide into two  parts one flows through

Illustrate balanced delta-connected load, Next, let us consider the case of...

Next, let us consider the case of a balanced delta-connected load with impedance of 5 45° supplied by a three-phase, three-wire 100-V system, as shown in Figure (a). We shall dete

Resonance, i want to plot a system current transfer matrix element vs frequ...

i want to plot a system current transfer matrix element vs frequency curve.how can i draw it?any suggestion.

Determine supply current and reactive power, A single phase line has an imp...

A single phase line has an impedance of 8.4 + j11.2 Ω. The line feeds a load consisting of a resistor and an inductor connected in parallel as shown in Figure 1. The load is absorb

The octal inverter 74ls 240, The  Octal Inverter 74LS 240 It is  simil...

The  Octal Inverter 74LS 240 It is  similar  to above  octal  buffer  but with  inverter output. The  logic  diagram is  shown  in figure below . Normal 0

On state voltage drop - thyristor , On state  voltage  drop  It is...

On state  voltage  drop  It is  the maximum   instantaneous on state voltage  measured  under  pulse conditions to avoid  excessive dissipation at a particular junction  tem

Microcontroller, 1. Look at a method of creating AC from DC. 2. This may...

1. Look at a method of creating AC from DC. 2. This may involve a microcontroller. 3. Method must be able to synchronise your produced AC to local AC supply. 4. Look at po

Science day, i need to submit a still model or a working model on science d...

i need to submit a still model or a working model on science day(28 February). can you help me....

Explain the high-frequency response of fet amplifier, Q. Explain the high-f...

Q. Explain the high-frequency response of FET amplifier?  The analysis for the high frequency response of the FET amplifier is almost the same as that of the BJT amplifier. The

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd