What is session layer, Electrical Engineering

Assignment Help:

Q. What is Session Layer?

Session layer is used to allow users to identify themselves when waiting access to the network. This is concerned with setting up and sustaining an operational session between terminals. For example ‘signing on' at the commencement of a task and ‘signing off' at its end. Major function of the session layer is to organize different sessions between cooperating entities and perform all related functions such as synchronization, failure management , control etc. for the successful execution of a session. Another facility offered by session layer is called Activity management.


Related Discussions:- What is session layer

Single phase half wave controlled rectifier , Single Phase Half wave contro...

Single Phase Half wave controlled Rectifier In half  wave  rectification either  the positive or negative half  of the ac wave is  passed while  the other  half is blocked. Be

Triac, what is the daily life work of triac

what is the daily life work of triac

Air gaps, What is the main thing to look for in calculations of air gaps?

What is the main thing to look for in calculations of air gaps?

Determine the type of the semiconductor, Determine the Type of the Semicond...

Determine the Type of the Semiconductor An unknown semiconductor has E g =1.1 eV and N t =N v . lt is doped with 10 16 /cm 3 donor atoms. - (a) Determine the type of the s

Merits and demerits of stepper motor - stepper motor , Merits and Demerits ...

Merits and Demerits of Stepper Motor Followings  are the  merits and demerits  of stepper motors. Merits : a.They are compatible  with digital systems b.For the co

Self inductance , If a current is passed through a coil, it creates a flux ...

If a current is passed through a coil, it creates a flux within the coil. Any attempt to change this flux will create a back emf that acts to oppose the change.   Consider again

Draw the logic diagram of an sr latch, Q. Draw the logic diagram of an SR l...

Q. Draw the logic diagram of an SR latch using only NAND gates, and obtain the truth table for that implementation.

Butterworth filter, what is experimental setup for Butterworth filter?

what is experimental setup for Butterworth filter?

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd