What is session layer, Electrical Engineering

Assignment Help:

Q. What is Session Layer?

Session layer is used to allow users to identify themselves when waiting access to the network. This is concerned with setting up and sustaining an operational session between terminals. For example ‘signing on' at the commencement of a task and ‘signing off' at its end. Major function of the session layer is to organize different sessions between cooperating entities and perform all related functions such as synchronization, failure management , control etc. for the successful execution of a session. Another facility offered by session layer is called Activity management.


Related Discussions:- What is session layer

Details of a distribution transformer, Electrical network details: 1  ...

Electrical network details: 1          single line diagrams with conductor sizes, transformer locations, consumer location, lengths, capacitors, and load, etc., 2

What do you mean by communication channel, Q. What do you mean by communica...

Q. What do you mean by communication channel? The communication channel (transmissionmedium) is the physicalmediumthat is utilized to send the signal from the transmitter to th

Explain block diagram of the system, Q. Explain Block diagram of the system...

Q. Explain Block diagram of the system? The block diagram is a pictorial representation of the equations of the system. Each block represents a mathematical operation, and the

Calculate total internal resistance, One battery having of four cells, conn...

One battery having of four cells, connected in series. Emf of each cell is 1.45V and internal resistance of 0.04Ω. if a load resistance of 5Ω is connected to the battery, draw the

Explain memory mapped i/o scheme for the allocation, Explain Memory Mapped ...

Explain Memory Mapped I/O Scheme. Memory Mapped I/O Scheme: In this scheme there is only one address space. Address space is explained as all possible addresses which microproc

Show schematic arrangement of one- dimensional addressing, Q. Show the sche...

Q. Show the schematic arrangement for: (a) one- dimensional addressing, and (b) two-dimensional addressing, if a 32-kbit ROM is used to provide an 8-bit output word.

Forward bias, Forward bias In forward bias, the p-type is linked with...

Forward bias In forward bias, the p-type is linked with the positive terminal and the n-type is linked with the negative terminal.In forward bias mode the PN junction operati

Low-pass electronic filter, Low-pass electronic filter: The capacitors...

Low-pass electronic filter: The capacitors and inductors are the reactive elements of the filter. The number of elements ascertains the order of the filter. In this situation,

Dc motor characteristics, Q. DC Motor Characteristics? We gain an under...

Q. DC Motor Characteristics? We gain an understanding of the speed-torque characteristics of a dc motor from Equations. In shunt motors, the field current can be simply control

Referring to figure evaluate current in circuit, Referring to Figure, let b...

Referring to Figure, let boxes 2, 3, and 5 consist of a 0.2-H inductor, a 5- resistor, and a 0.1-F capacitor, respectively. Given A = 5, and v 1 = 10 sin 10t, i 2 = 5 sin 10t ,

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd