Sequential diagram, Electrical Engineering

Assignment Help:
1) Draw the state diagram for the state machine described by Table 7.5 in the text. Note, the table shows the transition to the next state S* from the current state S for the next set which is one of the five possible states: INIT, A0, A1, OK0 and OK1 for the two inputs A and B.
Table 7-5 State and output table
present
state
S 00 01
INIT A0 A0
A0 OK0 OK0
A1 A0 A0
OK0 OK0 OK0
OK1 A0 OK0
AB
11 10 Z
A1 A1 0 A1 A1 0 OK1 OK1 0 OK1 A1 1 OK1 OK1 1 next state S*
2) Draw the state diagram for a binary counter that counts from 0 to 7 and then returns to 0. The counter will increment each time the input is a 1. It will stay in the current state while the input is 0. When the counter is at a count of 7, the output will be a 1 as the counter transitions back to state 0. For all other state transitions, the output will be a zero. Hint, you will want to design this using a state diagram for a Mealy machine where the output is specified on the arch showing the transition to the next state for a given input since the output is a 1 only during the transition from state 7 to state 0. Remember, the arch has the notation input/output showing the input that causes the transition described by the arch from state i to state j and the output value corresponding to that arch.
3) Design a clocked sequential circuit to detect the serial input pattern 1110. The input sequence is from left to right, i.e. the 1 on the left is the first input in the sequence and the 0 is the last input in the sequence. The circuit will have two outputs. The first output will be a 1 after the string 11 is seen. The second output will be 1 only after the entire string has been seen. So, in your design you will have two output variables and need a kmap for each output as well as the two state variables. Use D-Flip flops. Show all of your work, the state diagram, the state table, the transition table, the excitation table, the k-maps, the equations and the circuit diagram. Hint, again we will want to draw a Mealy state diagram. See the sequence detector designed in lecture 7 as a similar example.

Related Discussions:- Sequential diagram

Is the quantizer midriser or midtread, Q. The quantum levels of a quantizer...

Q. The quantum levels of a quantizer are separated by the step size δv = 0.2 V, with the lowest and highest levels of-3.3 V and +3.3 V, respectively. A sequence ofmessage sample

Determine the armature current and torque angle, Q. Determine the armature ...

Q. Determine the armature current and torque angle? A 1500-hp, 6600-V, six-pole, 60-Hz, three-phase, wye-connected, synchronous motor, with a synchronous reactance of 36 , neg

Jfet amplifier, i want to know the all the three jfet in present and future...

i want to know the all the three jfet in present and future use and desing for each component

D/a converter, weighted resistor and r2r ladder d/a converter

weighted resistor and r2r ladder d/a converter

How clock signal is generated in 8086, How clock signal is generated in 808...

How clock signal is generated in 8086?what is the maximum internal clock frequency of 8086? Clock input 33% square wave from external clock generator .the external clock genera

Diode, Hi all i want a conclusion for V-I characteristic curve of Silicon D...

Hi all i want a conclusion for V-I characteristic curve of Silicon Diode (I) using Oscilloscope

Basic building block of a block diagram, The mathematical relationships of ...

The mathematical relationships of control systems are usually represented by block diagrams, which show the role of various components of the system and the interaction of variable

Distribution - salient features of nep, Distribution: This has been re...

Distribution: This has been recognized as the most critical segment of the electricity business. Here the NEP calls for proper restructuring of distribution utilities for achi

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd