Sequential diagram, Electrical Engineering

Assignment Help:
1) Draw the state diagram for the state machine described by Table 7.5 in the text. Note, the table shows the transition to the next state S* from the current state S for the next set which is one of the five possible states: INIT, A0, A1, OK0 and OK1 for the two inputs A and B.
Table 7-5 State and output table
present
state
S 00 01
INIT A0 A0
A0 OK0 OK0
A1 A0 A0
OK0 OK0 OK0
OK1 A0 OK0
AB
11 10 Z
A1 A1 0 A1 A1 0 OK1 OK1 0 OK1 A1 1 OK1 OK1 1 next state S*
2) Draw the state diagram for a binary counter that counts from 0 to 7 and then returns to 0. The counter will increment each time the input is a 1. It will stay in the current state while the input is 0. When the counter is at a count of 7, the output will be a 1 as the counter transitions back to state 0. For all other state transitions, the output will be a zero. Hint, you will want to design this using a state diagram for a Mealy machine where the output is specified on the arch showing the transition to the next state for a given input since the output is a 1 only during the transition from state 7 to state 0. Remember, the arch has the notation input/output showing the input that causes the transition described by the arch from state i to state j and the output value corresponding to that arch.
3) Design a clocked sequential circuit to detect the serial input pattern 1110. The input sequence is from left to right, i.e. the 1 on the left is the first input in the sequence and the 0 is the last input in the sequence. The circuit will have two outputs. The first output will be a 1 after the string 11 is seen. The second output will be 1 only after the entire string has been seen. So, in your design you will have two output variables and need a kmap for each output as well as the two state variables. Use D-Flip flops. Show all of your work, the state diagram, the state table, the transition table, the excitation table, the k-maps, the equations and the circuit diagram. Hint, again we will want to draw a Mealy state diagram. See the sequence detector designed in lecture 7 as a similar example.

Related Discussions:- Sequential diagram

Interrupts, how the interrupts are affected by system rest

how the interrupts are affected by system rest

Explain the working of electronic multimeter, Q.  Give suitable block diag...

Q.  Give suitable block diagram to explain the working of electronic multimeter. Sol. An electronic multimeter is a laboratory instrument which is capable of measurement of

Determine maximum neutral current-power factor, 1.)  A three phase, D0 HP, ...

1.)  A three phase, D0 HP, 1765 rpm, BA0 V induction motor operating at three quarter load has an efficiency of 91% and a power factor of 87%. Determine active power, apparent pow

Combinational logic circuit design, Design a circuit to enable a chemical a...

Design a circuit to enable a chemical additive to be introduced into the fluid through another inlet only when the temperature is not too cold or too hot and the fluid is above the

Low pressure gas hazards, Low Pressure Gas Hazards : Safety screens and wi...

Low Pressure Gas Hazards : Safety screens and wire-mesh guards should be placed round evacuated glassware and safety goggles or a face shield must be worn against the possibility

What do you mean by continuous signals, Q. What do you mean by Continuous s...

Q. What do you mean by Continuous signals? Continuous signals are described by time functionswhich are defined for all values of t (a continuous variable). Commercial broadcast

Blind equalization using constant modulus approach, please i need to prepar...

please i need to prepare thesis proposal based on the title above. analysis of recently exixting algorithm and propose an improved one. UGENTLY!!

What is dual tone multi frequency, Q What is Dual Tone Multi Frequency? ...

Q What is Dual Tone Multi Frequency? Dual Tone Multi Frequency (DTMF) was first introduced in 1963 with 10 buttons in Western Electric 1500 -type telephones. DTMF was originall

De multiplexing address data bus, De multiplexing Address Data Bus (AD 7 - ...

De multiplexing Address Data Bus (AD 7 - AD 0 ) As it is already discussed that  lower  order address bus (A 7 - A 0 )  is multiplexed  with data bus (D 7 - D 0 ). Hence  pins

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd