Vhdl, Electrical Engineering

Assignment Help:
Im doing my final year project and Im stuck in vhdl coding. The main mission of this project is to design and build a tap changer which is going to be fitted to power transformers for regulation of the output voltage to required levels for the Micro Grid.
The tap changer system will consist of 9 changers with a 4v step having 9 switches/ Relays. 5 relays will be in the first stage, second stage consist of 3 relays, third stage has got 2 relays and the final stage has 1 relay. The voltage range of the tap changer 399- 431, Tap changer will perform step-up or step-down duties depending on what is requires. ( Tap1-399volts, Tap2 403volts, Tap3 407volts, Tap4 411volts, Tap5 415volts, Tap6 419volts, Tap7 423volts, Tap8 427volts, Tap9 2311volts. )
Im using vhdl programme to control the switches( switch1 to switch 9) using Spartan 3 board and displaying the selected switch on the board. I have written a bit of the the code which is at the bottom and im completely stuck I just need help in finishing the code and have attached the You are my last hope .

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity UPDOWNCOUNTERHOLD is
Port ( Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
-- Automatic : in STD_LOGIC;--- AUTOMATIC SELECTION
Tap_set : in STD_LOGIC;--- ACTIVATES THE TAP SELECTED
SW : in STD_LOGIC_VECTOR (8 downto 0);---- switch for Tap 1 up to 9
--SSG_input : in std_logic_vector(3 downto 0); -- input to seven segment display
Tap_Output: out STD_LOGIC_VECTOR (8 downto 0);-- Tap output
SSG_out : out STD_LOGIC_VECTOR (6 downto 0);--- SEVEN SEGMENT OUTPUT DISPLAY
AN0 : out STD_LoGIC);
end UPDOWNCOUNTERHOLD;

architecture Behavioral of UPDOWNCOUNTERHOLD is

Constant Max_tap :integer := 9;-- referance for the switches
signal Max_tap_vector:std_logic_vector(3 downto 0);
Signal Auto :STD_LOGIC;---- signal for Automatic
Signal Tap_select :STD_LOGIC;-----signal for Tap_set
Signal Switch :std_logic_vector(3 downto 0);----- signal for SW
Signal Tap_out :std_logic_vector(3 downto 0);----- signal for Tap_Output
Signal Seven_segment :std_logic_vector(6 downto 0);----- signal for the seven segment display
SIGNAL S_SW :std_logic_vector(3 DOWNTO 0);----- SIGANAL FOR SWITCH IN MAUNAL/TAP SELECT
BEGIN
PROCESS(Clock,Reset,Tap_set)

BEGIN

IF (Reset = ''1'') THEN

Tap_out <= "0001"; -- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

ELSIF (rising_edge(Clock)) THEN

IF (Tap_set = ''1'') THEN

Tap_Out<= Switch; -- running on manual output depends on the tap switch which is on

end if;

IF (Tap_out > Max_tap) THEN ---- If the output is more than 9 reset

Tap_Out<= "0001"; --- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

IF (conv_integer(Max_tap)) = Max_tap_vector then

--IF (conv_integer(Max_tap_vector)) = Max_tap then------converting interger
--OTHER_VECTOR<=(others =>''0'');
END IF;
END IF;
End if;
END PROCESS;
PROCESS(SW,Clock)
Begin
--S_SW <= SW(3 DOWNTO 0) ;
case SW is
when "0001"=>SSG_out<= "1001111";
when "0010"=>SSG_out<= "0010010";
when "0011"=>SSG_out<= "0000110";
when "0100"=>SSG_out<= "1001100";
when "0101"=>SSG_out<= "0100100";
when "0110"=>SSG_out<= "0100000";
when "0111"=>SSG_out<= "0001111";
when "1000"=>SSG_out<= "0000000";
when "1001"=>SSG_out<= "0000100";
--nothing is displayed when a number more than 9 is given as input.
when others =>SSG_out<="1111111" ;
end case ;
END PROCESS;
end Behavioral;
?

Related Discussions:- Vhdl

Performance benchmarking through indicators, Performance Benchmarking throu...

Performance Benchmarking through Indicators There are various indicators techniques for benchmarking. It is also not probable to benchmark all the indicators, collect and ana

Can you show the decimal to octal conversion, Q. Can you show the Decimal t...

Q. Can you show the Decimal to Octal Conversion? To convert decimal to octal is somewhat more difficult. The usual method to convert from decimal to octal is repeated division

Describe the meaning of standing wave ratio, a. Describe the meaning of sta...

a. Describe the meaning of standing wave ratio. What is the formula for it, if the load is purely resistive? Why is a high value of SWR often undesirable? b. Determine how the c

Explain sampling at the nyquist rate, Explain Sampling at the Nyquist Rate?...

Explain Sampling at the Nyquist Rate? What would happen if we reduced the sampling frequency? In the time domain, we would be getting less samples for each period. In the frequ

Explain the external data bus, Q. Explain the External Data Bus? Extern...

Q. Explain the External Data Bus? External Data Bus: A bus which connects a computer to peripheral devices. 8088 microprocessor has 16-bit registers, 16-bit internal data bus i

Dc generator, short note on armature reaction

short note on armature reaction

Explain the application of clippers, Q. Explain the application of clippers...

Q. Explain the application of clippers. There are numerous clipper applications. In general clippers are used to perform one of the following two functions: · Changing the s

Actuators , Actuators These devices convert electromagnetic energy to...

Actuators These devices convert electromagnetic energy to mechanical energy to produce intermittent mechanical movement (e.g. opening a valve in a central heating system or c

Determine the current and the voltage in the load resistance, Q. Adiodewith...

Q. Adiodewith the i-v characteristic shown in Figure is used in series with a voltage source of 5 V (forward bias) and a load resistance of 1 k. (a) Determine the current and t

How DRAM is different from SRAM, How DRAM's are different from SRAM's?  Why...

How DRAM's are different from SRAM's?  Why DRAMs are said to employ address multiplexing? Dynamic RAM (DRAM) is fundamentally similar as SRAM, except that this retains data for

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd