Vhdl, Electrical Engineering

Assignment Help:
Im doing my final year project and Im stuck in vhdl coding. The main mission of this project is to design and build a tap changer which is going to be fitted to power transformers for regulation of the output voltage to required levels for the Micro Grid.
The tap changer system will consist of 9 changers with a 4v step having 9 switches/ Relays. 5 relays will be in the first stage, second stage consist of 3 relays, third stage has got 2 relays and the final stage has 1 relay. The voltage range of the tap changer 399- 431, Tap changer will perform step-up or step-down duties depending on what is requires. ( Tap1-399volts, Tap2 403volts, Tap3 407volts, Tap4 411volts, Tap5 415volts, Tap6 419volts, Tap7 423volts, Tap8 427volts, Tap9 2311volts. )
Im using vhdl programme to control the switches( switch1 to switch 9) using Spartan 3 board and displaying the selected switch on the board. I have written a bit of the the code which is at the bottom and im completely stuck I just need help in finishing the code and have attached the You are my last hope .

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity UPDOWNCOUNTERHOLD is
Port ( Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
-- Automatic : in STD_LOGIC;--- AUTOMATIC SELECTION
Tap_set : in STD_LOGIC;--- ACTIVATES THE TAP SELECTED
SW : in STD_LOGIC_VECTOR (8 downto 0);---- switch for Tap 1 up to 9
--SSG_input : in std_logic_vector(3 downto 0); -- input to seven segment display
Tap_Output: out STD_LOGIC_VECTOR (8 downto 0);-- Tap output
SSG_out : out STD_LOGIC_VECTOR (6 downto 0);--- SEVEN SEGMENT OUTPUT DISPLAY
AN0 : out STD_LoGIC);
end UPDOWNCOUNTERHOLD;

architecture Behavioral of UPDOWNCOUNTERHOLD is

Constant Max_tap :integer := 9;-- referance for the switches
signal Max_tap_vector:std_logic_vector(3 downto 0);
Signal Auto :STD_LOGIC;---- signal for Automatic
Signal Tap_select :STD_LOGIC;-----signal for Tap_set
Signal Switch :std_logic_vector(3 downto 0);----- signal for SW
Signal Tap_out :std_logic_vector(3 downto 0);----- signal for Tap_Output
Signal Seven_segment :std_logic_vector(6 downto 0);----- signal for the seven segment display
SIGNAL S_SW :std_logic_vector(3 DOWNTO 0);----- SIGANAL FOR SWITCH IN MAUNAL/TAP SELECT
BEGIN
PROCESS(Clock,Reset,Tap_set)

BEGIN

IF (Reset = ''1'') THEN

Tap_out <= "0001"; -- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

ELSIF (rising_edge(Clock)) THEN

IF (Tap_set = ''1'') THEN

Tap_Out<= Switch; -- running on manual output depends on the tap switch which is on

end if;

IF (Tap_out > Max_tap) THEN ---- If the output is more than 9 reset

Tap_Out<= "0001"; --- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

IF (conv_integer(Max_tap)) = Max_tap_vector then

--IF (conv_integer(Max_tap_vector)) = Max_tap then------converting interger
--OTHER_VECTOR<=(others =>''0'');
END IF;
END IF;
End if;
END PROCESS;
PROCESS(SW,Clock)
Begin
--S_SW <= SW(3 DOWNTO 0) ;
case SW is
when "0001"=>SSG_out<= "1001111";
when "0010"=>SSG_out<= "0010010";
when "0011"=>SSG_out<= "0000110";
when "0100"=>SSG_out<= "1001100";
when "0101"=>SSG_out<= "0100100";
when "0110"=>SSG_out<= "0100000";
when "0111"=>SSG_out<= "0001111";
when "1000"=>SSG_out<= "0000000";
when "1001"=>SSG_out<= "0000100";
--nothing is displayed when a number more than 9 is given as input.
when others =>SSG_out<="1111111" ;
end case ;
END PROCESS;
end Behavioral;
?

Related Discussions:- Vhdl

What do you mean by continuous signals, Q. What do you mean by Continuous s...

Q. What do you mean by Continuous signals? Continuous signals are described by time functionswhich are defined for all values of t (a continuous variable). Commercial broadcast

Illustrate frequency-shift keying, Q. Illustrate Frequency-shift keying? ...

Q. Illustrate Frequency-shift keying? Digital transmission by FSK is a nonlinear modulation method that is appropriate for channels that lack the phase stability needed to perf

What is macro, What is macro? A macro is a group of instructions writte...

What is macro? A macro is a group of instructions written within brackets  and recognized  by a name .This is used when a repeated group of instructions is too short or not app

Show quantization error, Quantization Error Sampling followed by quanti...

Quantization Error Sampling followed by quantization is equivalent to quantization followed by sampling. Figure illustrates a message signal f (t) and its quantized version den

Security alarm system, In this Project you will simulate a Security Alarm s...

In this Project you will simulate a Security Alarm system using the Quick flash board. A switch is placed as shown in the figure below. The main goal of this project is: Task 1:

Explain bound instructions in 8086 family, Explain BOUND instructions in ...

Explain BOUND instructions in 8086 family with example and their effect on flag. BOUND: The BOUND instruction, that has two operands, compares a register along with two word

Direct current charging and discharging circuit, 1. The circuit shown belo...

1. The circuit shown below is a DC charging and discharging circuit. a. At t = 0 sec, switch S1 is thrown to position 1 ("pos1"). Write the mathematical expressions for V

What is faithful amplification, What is faithful amplification. What are ba...

What is faithful amplification. What are basic condition for faithful amplification. Describe : (a) Peak Inverse voltage. (b) Maximum forward current. (c) Knee voltage

Determine the function of time for the clock, Q. Determine the function of ...

Q. Determine the function of time for the clock? Given the block diagram for a 4-bit shift-left register shown in Figure (a), draw the output (Q 0 , Q 1 , Q 2 , Q 3 , and data

How to connect the coil to the supply, A coil has an inductance of 1.2H and...

A coil has an inductance of 1.2H and a resistance of 40? and is connected to a 200 V, d.c. supply. Verify the approximate value of the current flowing 60 ms after connecting the co

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd