Vhdl, Electrical Engineering

Assignment Help:
Im doing my final year project and Im stuck in vhdl coding. The main mission of this project is to design and build a tap changer which is going to be fitted to power transformers for regulation of the output voltage to required levels for the Micro Grid.
The tap changer system will consist of 9 changers with a 4v step having 9 switches/ Relays. 5 relays will be in the first stage, second stage consist of 3 relays, third stage has got 2 relays and the final stage has 1 relay. The voltage range of the tap changer 399- 431, Tap changer will perform step-up or step-down duties depending on what is requires. ( Tap1-399volts, Tap2 403volts, Tap3 407volts, Tap4 411volts, Tap5 415volts, Tap6 419volts, Tap7 423volts, Tap8 427volts, Tap9 2311volts. )
Im using vhdl programme to control the switches( switch1 to switch 9) using Spartan 3 board and displaying the selected switch on the board. I have written a bit of the the code which is at the bottom and im completely stuck I just need help in finishing the code and have attached the You are my last hope .

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity UPDOWNCOUNTERHOLD is
Port ( Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
-- Automatic : in STD_LOGIC;--- AUTOMATIC SELECTION
Tap_set : in STD_LOGIC;--- ACTIVATES THE TAP SELECTED
SW : in STD_LOGIC_VECTOR (8 downto 0);---- switch for Tap 1 up to 9
--SSG_input : in std_logic_vector(3 downto 0); -- input to seven segment display
Tap_Output: out STD_LOGIC_VECTOR (8 downto 0);-- Tap output
SSG_out : out STD_LOGIC_VECTOR (6 downto 0);--- SEVEN SEGMENT OUTPUT DISPLAY
AN0 : out STD_LoGIC);
end UPDOWNCOUNTERHOLD;

architecture Behavioral of UPDOWNCOUNTERHOLD is

Constant Max_tap :integer := 9;-- referance for the switches
signal Max_tap_vector:std_logic_vector(3 downto 0);
Signal Auto :STD_LOGIC;---- signal for Automatic
Signal Tap_select :STD_LOGIC;-----signal for Tap_set
Signal Switch :std_logic_vector(3 downto 0);----- signal for SW
Signal Tap_out :std_logic_vector(3 downto 0);----- signal for Tap_Output
Signal Seven_segment :std_logic_vector(6 downto 0);----- signal for the seven segment display
SIGNAL S_SW :std_logic_vector(3 DOWNTO 0);----- SIGANAL FOR SWITCH IN MAUNAL/TAP SELECT
BEGIN
PROCESS(Clock,Reset,Tap_set)

BEGIN

IF (Reset = ''1'') THEN

Tap_out <= "0001"; -- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

ELSIF (rising_edge(Clock)) THEN

IF (Tap_set = ''1'') THEN

Tap_Out<= Switch; -- running on manual output depends on the tap switch which is on

end if;

IF (Tap_out > Max_tap) THEN ---- If the output is more than 9 reset

Tap_Out<= "0001"; --- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

IF (conv_integer(Max_tap)) = Max_tap_vector then

--IF (conv_integer(Max_tap_vector)) = Max_tap then------converting interger
--OTHER_VECTOR<=(others =>''0'');
END IF;
END IF;
End if;
END PROCESS;
PROCESS(SW,Clock)
Begin
--S_SW <= SW(3 DOWNTO 0) ;
case SW is
when "0001"=>SSG_out<= "1001111";
when "0010"=>SSG_out<= "0010010";
when "0011"=>SSG_out<= "0000110";
when "0100"=>SSG_out<= "1001100";
when "0101"=>SSG_out<= "0100100";
when "0110"=>SSG_out<= "0100000";
when "0111"=>SSG_out<= "0001111";
when "1000"=>SSG_out<= "0000000";
when "1001"=>SSG_out<= "0000100";
--nothing is displayed when a number more than 9 is given as input.
when others =>SSG_out<="1111111" ;
end case ;
END PROCESS;
end Behavioral;
?

Related Discussions:- Vhdl

Determine the maximum length, Q. If the line of Problem 15.1.3 is made of c...

Q. If the line of Problem 15.1.3 is made of copper whose resistivity ρ = 1.72×10 -8 ·m, determine the maximum length that can be used if losses are not to exceed 3 dB when f = 3

Give the properties and application of bronze, Give the properties and appl...

Give the properties and application of bronze. Bronze : It is alloy of copper and tin. This alloy is very brittle and hard. Its corrosion resistance is better than brass. Bron

Back to back test of tranformer, what is the advantage and disadvantage of ...

what is the advantage and disadvantage of back to back test of transformer

Matlab magnetic field, i have an assignment related to magnetic field i ha...

i have an assignment related to magnetic field i have attached the( MRI assignment sheet)[1] please read it carefully in the assignment 2 methods to get the results - one by

Determine the expression for strain energy, A 3.2m long bar of 16mm in diam...

A 3.2m long bar of 16mm in diameter hangs vertically and has a collar attached at the lower end calculate the max. stress induced when a weight of 80 kg falls fromaheight of 32mm o

Find the fourier transform of the signal, Problem (a) Give an example...

Problem (a) Give an example of a power signal and one example of an energy signal. (b) Given a periodic signal x (t) = A sin (2Bft). Calculate the power Px. (c) Diffe

Describe the processor technology used for embedded system, a. Write the ad...

a. Write the advantages of choosing a single purpose processor over a general purpose processor. b. List out the hardware units that must be there in the embedded systems. c.

Khalid, i need to rewrite 24 pages of engineering research.

i need to rewrite 24 pages of engineering research.

Give the applications of pvc, Give the applications of PVC. PVC- It is...

Give the applications of PVC. PVC- It is acquired from polymerisation of hydrogen chloride and acetylene in the presence of a catalyst as peroxides at about 50 0 C. It is e

Followings are the disadvantages of plc - stepper motor , Followings are th...

Followings are the Disadvantages of PLC a.Too much  work  required in  connecting wires. b.Difficulty with changes or replacements. c.Difficulty in finding  errors  requi

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd