Vhdl, Electrical Engineering

Assignment Help:
Im doing my final year project and Im stuck in vhdl coding. The main mission of this project is to design and build a tap changer which is going to be fitted to power transformers for regulation of the output voltage to required levels for the Micro Grid.
The tap changer system will consist of 9 changers with a 4v step having 9 switches/ Relays. 5 relays will be in the first stage, second stage consist of 3 relays, third stage has got 2 relays and the final stage has 1 relay. The voltage range of the tap changer 399- 431, Tap changer will perform step-up or step-down duties depending on what is requires. ( Tap1-399volts, Tap2 403volts, Tap3 407volts, Tap4 411volts, Tap5 415volts, Tap6 419volts, Tap7 423volts, Tap8 427volts, Tap9 2311volts. )
Im using vhdl programme to control the switches( switch1 to switch 9) using Spartan 3 board and displaying the selected switch on the board. I have written a bit of the the code which is at the bottom and im completely stuck I just need help in finishing the code and have attached the You are my last hope .

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity UPDOWNCOUNTERHOLD is
Port ( Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
-- Automatic : in STD_LOGIC;--- AUTOMATIC SELECTION
Tap_set : in STD_LOGIC;--- ACTIVATES THE TAP SELECTED
SW : in STD_LOGIC_VECTOR (8 downto 0);---- switch for Tap 1 up to 9
--SSG_input : in std_logic_vector(3 downto 0); -- input to seven segment display
Tap_Output: out STD_LOGIC_VECTOR (8 downto 0);-- Tap output
SSG_out : out STD_LOGIC_VECTOR (6 downto 0);--- SEVEN SEGMENT OUTPUT DISPLAY
AN0 : out STD_LoGIC);
end UPDOWNCOUNTERHOLD;

architecture Behavioral of UPDOWNCOUNTERHOLD is

Constant Max_tap :integer := 9;-- referance for the switches
signal Max_tap_vector:std_logic_vector(3 downto 0);
Signal Auto :STD_LOGIC;---- signal for Automatic
Signal Tap_select :STD_LOGIC;-----signal for Tap_set
Signal Switch :std_logic_vector(3 downto 0);----- signal for SW
Signal Tap_out :std_logic_vector(3 downto 0);----- signal for Tap_Output
Signal Seven_segment :std_logic_vector(6 downto 0);----- signal for the seven segment display
SIGNAL S_SW :std_logic_vector(3 DOWNTO 0);----- SIGANAL FOR SWITCH IN MAUNAL/TAP SELECT
BEGIN
PROCESS(Clock,Reset,Tap_set)

BEGIN

IF (Reset = ''1'') THEN

Tap_out <= "0001"; -- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

ELSIF (rising_edge(Clock)) THEN

IF (Tap_set = ''1'') THEN

Tap_Out<= Switch; -- running on manual output depends on the tap switch which is on

end if;

IF (Tap_out > Max_tap) THEN ---- If the output is more than 9 reset

Tap_Out<= "0001"; --- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

IF (conv_integer(Max_tap)) = Max_tap_vector then

--IF (conv_integer(Max_tap_vector)) = Max_tap then------converting interger
--OTHER_VECTOR<=(others =>''0'');
END IF;
END IF;
End if;
END PROCESS;
PROCESS(SW,Clock)
Begin
--S_SW <= SW(3 DOWNTO 0) ;
case SW is
when "0001"=>SSG_out<= "1001111";
when "0010"=>SSG_out<= "0010010";
when "0011"=>SSG_out<= "0000110";
when "0100"=>SSG_out<= "1001100";
when "0101"=>SSG_out<= "0100100";
when "0110"=>SSG_out<= "0100000";
when "0111"=>SSG_out<= "0001111";
when "1000"=>SSG_out<= "0000000";
when "1001"=>SSG_out<= "0000100";
--nothing is displayed when a number more than 9 is given as input.
when others =>SSG_out<="1111111" ;
end case ;
END PROCESS;
end Behavioral;
?

Related Discussions:- Vhdl

What is the use of 8251 chip, What is the use of 8251 chip? 8251 chip i...

What is the use of 8251 chip? 8251 chip is mostly used as the asynchronous serial interface among the processor and the external equipment.

Find the initial and final values of the armature current, Q. A 7.5-hp, 250...

Q. A 7.5-hp, 250-V, 1800-r/min shuntmotor, having a full-load line current of 26 A, is started with a four-point starter. The resistance of the armature circuit, including the inte

Differential amplifier to eliminate the common-mode voltage, Q. Differentia...

Q. Differential amplifier to eliminate the common-mode voltage? The transducer in some cases may have a local ground that cannot be disconnected. In such a case, a separate gro

Working of closed cycle and open cycle brayton cycle, Give the layout of a ...

Give the layout of a modern steam power plant and illustrate it briefly. With the help of schematic diagrams illustrate the construction and basic working of closed cycle and op

How does expert system works, How does Expert system works? System uses...

How does Expert system works? System uses a rule base and an inference engine together to simulate human reasoning whenever analysing a problem and arriving at a conclusion. To

Determine the value of voltage using offset diode model, Use the offset dio...

Use the offset diode model with a threshold voltage of 0.6 V to determine the value of v 1 for which the diode D will first conduct in the circuit of Figure(a).

What is the significance of negative voltage, Q. What is the significance o...

Q. What is the significance of giving a negative voltage to the gate higher than that of the source?  This is done to reach the saturation at a lower of level of V DS .  The re

Explain segment assembler directive, Explain SEGMENT assembler direct...

Explain SEGMENT assembler directive with example. SEGMENT: This directive described to the assembler the start of a segment along with name segment-name. The seg

500Mhz Collpitts Oscillator, How to design an Oscillator Circuit (500 MHz r...

How to design an Oscillator Circuit (500 MHz range) with no Op amps?

Buck converter - power supplies , Buck Converter In buck  converters th...

Buck Converter In buck  converters the output  voltage is  always  less than the  input  voltage. The basic  circuit  of buck converter is shown  in figure. The operation of th

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd