Vhdl, Electrical Engineering

Assignment Help:
Im doing my final year project and Im stuck in vhdl coding. The main mission of this project is to design and build a tap changer which is going to be fitted to power transformers for regulation of the output voltage to required levels for the Micro Grid.
The tap changer system will consist of 9 changers with a 4v step having 9 switches/ Relays. 5 relays will be in the first stage, second stage consist of 3 relays, third stage has got 2 relays and the final stage has 1 relay. The voltage range of the tap changer 399- 431, Tap changer will perform step-up or step-down duties depending on what is requires. ( Tap1-399volts, Tap2 403volts, Tap3 407volts, Tap4 411volts, Tap5 415volts, Tap6 419volts, Tap7 423volts, Tap8 427volts, Tap9 2311volts. )
Im using vhdl programme to control the switches( switch1 to switch 9) using Spartan 3 board and displaying the selected switch on the board. I have written a bit of the the code which is at the bottom and im completely stuck I just need help in finishing the code and have attached the You are my last hope .

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity UPDOWNCOUNTERHOLD is
Port ( Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
-- Automatic : in STD_LOGIC;--- AUTOMATIC SELECTION
Tap_set : in STD_LOGIC;--- ACTIVATES THE TAP SELECTED
SW : in STD_LOGIC_VECTOR (8 downto 0);---- switch for Tap 1 up to 9
--SSG_input : in std_logic_vector(3 downto 0); -- input to seven segment display
Tap_Output: out STD_LOGIC_VECTOR (8 downto 0);-- Tap output
SSG_out : out STD_LOGIC_VECTOR (6 downto 0);--- SEVEN SEGMENT OUTPUT DISPLAY
AN0 : out STD_LoGIC);
end UPDOWNCOUNTERHOLD;

architecture Behavioral of UPDOWNCOUNTERHOLD is

Constant Max_tap :integer := 9;-- referance for the switches
signal Max_tap_vector:std_logic_vector(3 downto 0);
Signal Auto :STD_LOGIC;---- signal for Automatic
Signal Tap_select :STD_LOGIC;-----signal for Tap_set
Signal Switch :std_logic_vector(3 downto 0);----- signal for SW
Signal Tap_out :std_logic_vector(3 downto 0);----- signal for Tap_Output
Signal Seven_segment :std_logic_vector(6 downto 0);----- signal for the seven segment display
SIGNAL S_SW :std_logic_vector(3 DOWNTO 0);----- SIGANAL FOR SWITCH IN MAUNAL/TAP SELECT
BEGIN
PROCESS(Clock,Reset,Tap_set)

BEGIN

IF (Reset = ''1'') THEN

Tap_out <= "0001"; -- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

ELSIF (rising_edge(Clock)) THEN

IF (Tap_set = ''1'') THEN

Tap_Out<= Switch; -- running on manual output depends on the tap switch which is on

end if;

IF (Tap_out > Max_tap) THEN ---- If the output is more than 9 reset

Tap_Out<= "0001"; --- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

IF (conv_integer(Max_tap)) = Max_tap_vector then

--IF (conv_integer(Max_tap_vector)) = Max_tap then------converting interger
--OTHER_VECTOR<=(others =>''0'');
END IF;
END IF;
End if;
END PROCESS;
PROCESS(SW,Clock)
Begin
--S_SW <= SW(3 DOWNTO 0) ;
case SW is
when "0001"=>SSG_out<= "1001111";
when "0010"=>SSG_out<= "0010010";
when "0011"=>SSG_out<= "0000110";
when "0100"=>SSG_out<= "1001100";
when "0101"=>SSG_out<= "0100100";
when "0110"=>SSG_out<= "0100000";
when "0111"=>SSG_out<= "0001111";
when "1000"=>SSG_out<= "0000000";
when "1001"=>SSG_out<= "0000100";
--nothing is displayed when a number more than 9 is given as input.
when others =>SSG_out<="1111111" ;
end case ;
END PROCESS;
end Behavioral;
?

Related Discussions:- Vhdl

Working of equalizer circuit, Q. Working of Equalizer circuit? Equalize...

Q. Working of Equalizer circuit? Equalizer circuit: Equalizers are combination of passive components (capacitors, resistors and so on) that are used to regulate the amplitude a

Low pressure gas hazards, Low Pressure Gas Hazards : Safety screens and wi...

Low Pressure Gas Hazards : Safety screens and wire-mesh guards should be placed round evacuated glassware and safety goggles or a face shield must be worn against the possibility

When mt2 is negative and g is positive , When MT 2 is Negative  and g is ...

When MT 2 is Negative  and g is positive In this  case  gate  current  flows  through  junctions P 2 N 2   electrons  are injected from  N 2   layer to  P 2   a result  junct

Commutation in dc machines, Currents induced in armature conductors of a d....

Currents induced in armature conductors of a d.c. generator are alternating. To make their flow unidirectional in the external circuit, we need a commutator. Moreover, these curren

Safe conduct in electricity and gas hazards, Safe Conduct : what if a tr...

Safe Conduct : what if a trailing flex became caught up in an apparatus trolley and was cut? Or someone splashed water onto a plug, or concentrated sulphuric acid onto a flex? F

Magnetic circuits, a cast steel has minimun diameter of 200 mm and a cross...

a cast steel has minimun diameter of 200 mm and a cross sectional area of 250/1000000 m . calclate the mmf to produce a flux of300/1000000 Wb.

Find the quantum levels, A uniform quantizer is said to have 16 levels, and...

A uniform quantizer is said to have 16 levels, and hence is called a midriser. The saturation levels are to correspond to extreme values of the message of 1 V ≤  f(t) ≤ 17 V. Find

Explain working of shaded-pole motors, Q. Explain working of Shaded-pole mo...

Q. Explain working of Shaded-pole motors? Shaded-pole motors: The least expensive of the fractional-horsepower motors, generally rated up to 1 / 20 hp, they have salient stator

Square wave generator ( 10 MHz to 20MHz), I need a simple design of above ...

I need a simple design of above mentioned , this oscillator will be used in a wireless power transmission

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd