Vhdl, Electrical Engineering

Assignment Help:
Im doing my final year project and Im stuck in vhdl coding. The main mission of this project is to design and build a tap changer which is going to be fitted to power transformers for regulation of the output voltage to required levels for the Micro Grid.
The tap changer system will consist of 9 changers with a 4v step having 9 switches/ Relays. 5 relays will be in the first stage, second stage consist of 3 relays, third stage has got 2 relays and the final stage has 1 relay. The voltage range of the tap changer 399- 431, Tap changer will perform step-up or step-down duties depending on what is requires. ( Tap1-399volts, Tap2 403volts, Tap3 407volts, Tap4 411volts, Tap5 415volts, Tap6 419volts, Tap7 423volts, Tap8 427volts, Tap9 2311volts. )
Im using vhdl programme to control the switches( switch1 to switch 9) using Spartan 3 board and displaying the selected switch on the board. I have written a bit of the the code which is at the bottom and im completely stuck I just need help in finishing the code and have attached the You are my last hope .

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity UPDOWNCOUNTERHOLD is
Port ( Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
-- Automatic : in STD_LOGIC;--- AUTOMATIC SELECTION
Tap_set : in STD_LOGIC;--- ACTIVATES THE TAP SELECTED
SW : in STD_LOGIC_VECTOR (8 downto 0);---- switch for Tap 1 up to 9
--SSG_input : in std_logic_vector(3 downto 0); -- input to seven segment display
Tap_Output: out STD_LOGIC_VECTOR (8 downto 0);-- Tap output
SSG_out : out STD_LOGIC_VECTOR (6 downto 0);--- SEVEN SEGMENT OUTPUT DISPLAY
AN0 : out STD_LoGIC);
end UPDOWNCOUNTERHOLD;

architecture Behavioral of UPDOWNCOUNTERHOLD is

Constant Max_tap :integer := 9;-- referance for the switches
signal Max_tap_vector:std_logic_vector(3 downto 0);
Signal Auto :STD_LOGIC;---- signal for Automatic
Signal Tap_select :STD_LOGIC;-----signal for Tap_set
Signal Switch :std_logic_vector(3 downto 0);----- signal for SW
Signal Tap_out :std_logic_vector(3 downto 0);----- signal for Tap_Output
Signal Seven_segment :std_logic_vector(6 downto 0);----- signal for the seven segment display
SIGNAL S_SW :std_logic_vector(3 DOWNTO 0);----- SIGANAL FOR SWITCH IN MAUNAL/TAP SELECT
BEGIN
PROCESS(Clock,Reset,Tap_set)

BEGIN

IF (Reset = ''1'') THEN

Tap_out <= "0001"; -- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

ELSIF (rising_edge(Clock)) THEN

IF (Tap_set = ''1'') THEN

Tap_Out<= Switch; -- running on manual output depends on the tap switch which is on

end if;

IF (Tap_out > Max_tap) THEN ---- If the output is more than 9 reset

Tap_Out<= "0001"; --- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

IF (conv_integer(Max_tap)) = Max_tap_vector then

--IF (conv_integer(Max_tap_vector)) = Max_tap then------converting interger
--OTHER_VECTOR<=(others =>''0'');
END IF;
END IF;
End if;
END PROCESS;
PROCESS(SW,Clock)
Begin
--S_SW <= SW(3 DOWNTO 0) ;
case SW is
when "0001"=>SSG_out<= "1001111";
when "0010"=>SSG_out<= "0010010";
when "0011"=>SSG_out<= "0000110";
when "0100"=>SSG_out<= "1001100";
when "0101"=>SSG_out<= "0100100";
when "0110"=>SSG_out<= "0100000";
when "0111"=>SSG_out<= "0001111";
when "1000"=>SSG_out<= "0000000";
when "1001"=>SSG_out<= "0000100";
--nothing is displayed when a number more than 9 is given as input.
when others =>SSG_out<="1111111" ;
end case ;
END PROCESS;
end Behavioral;
?

Related Discussions:- Vhdl

Find the characteristic impedance, (a) Now consider a typical open-wire tra...

(a) Now consider a typical open-wire transmission line with parameters of R = 14 /mi, L = 4.6 mH/mi, C = 0.01 µF/mi, and G = 0.3×10 -6 S/mi. If the line operates at 1 kHz, find t

What is piconet, A collection of devices connected by Bluetooth technology ...

A collection of devices connected by Bluetooth technology in an ad hoc fashion.

Explain about common control, Q. Explain about Common Control? Common C...

Q. Explain about Common Control? Common Control: Those systems in which the control subsystem is outside the switching network are known as common control switching system. Str

Balanced score card and key performance indicators, Balanced Score Card and...

Balanced Score Card and Key Performance Indicators Every successful organization measures its performance across the subsequent parameters, for dissemination to all stakeholde

Seal management - meter field testing, Seal Management - Meter Field Testin...

Seal Management - Meter Field Testing For an effective seal management system it is necessary that: i) The  seals  used  are  tamper  proof,  that is they  cannot  be  remo

Explain output ce characteristics, Q. Explain output CE characteristics? ...

Q. Explain output CE characteristics? 1. In the active region ic increases slowly as Vce increases. The slope of the curved is greater than the CB output characteristics. In co

Find the force between the wires, Q. A magnetic force exists between two ad...

Q. A magnetic force exists between two adjacent, parallel current-carryingwires. Let I1 and I2 be the currents carried by the wires, and r the separation between them.

What do you mean by retention of risk, Q. What do you mean by Retention of ...

Q. What do you mean by Retention of Risk? Retention of Risk: In case of this method, the organization voluntarily accepts the risk since either the risk is insignificant or its

What are the constructional features of dc machines, Q. What are the Constr...

Q. What are the Constructional Features of DC Machines? Adc generator ormotormay have asmany as four fieldwindings, depending on the type and size of the machine and the kind o

Fixed and adaptive - optimal filtering, Optimal Filtering A syste...

Optimal Filtering A system identi?cation structure is shown in Figure 1. The discrete-time signal [ ] forms the input to an unknown system represented by a moving average

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd