Vhdl, Electrical Engineering

Assignment Help:
Im doing my final year project and Im stuck in vhdl coding. The main mission of this project is to design and build a tap changer which is going to be fitted to power transformers for regulation of the output voltage to required levels for the Micro Grid.
The tap changer system will consist of 9 changers with a 4v step having 9 switches/ Relays. 5 relays will be in the first stage, second stage consist of 3 relays, third stage has got 2 relays and the final stage has 1 relay. The voltage range of the tap changer 399- 431, Tap changer will perform step-up or step-down duties depending on what is requires. ( Tap1-399volts, Tap2 403volts, Tap3 407volts, Tap4 411volts, Tap5 415volts, Tap6 419volts, Tap7 423volts, Tap8 427volts, Tap9 2311volts. )
Im using vhdl programme to control the switches( switch1 to switch 9) using Spartan 3 board and displaying the selected switch on the board. I have written a bit of the the code which is at the bottom and im completely stuck I just need help in finishing the code and have attached the You are my last hope .

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity UPDOWNCOUNTERHOLD is
Port ( Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
-- Automatic : in STD_LOGIC;--- AUTOMATIC SELECTION
Tap_set : in STD_LOGIC;--- ACTIVATES THE TAP SELECTED
SW : in STD_LOGIC_VECTOR (8 downto 0);---- switch for Tap 1 up to 9
--SSG_input : in std_logic_vector(3 downto 0); -- input to seven segment display
Tap_Output: out STD_LOGIC_VECTOR (8 downto 0);-- Tap output
SSG_out : out STD_LOGIC_VECTOR (6 downto 0);--- SEVEN SEGMENT OUTPUT DISPLAY
AN0 : out STD_LoGIC);
end UPDOWNCOUNTERHOLD;

architecture Behavioral of UPDOWNCOUNTERHOLD is

Constant Max_tap :integer := 9;-- referance for the switches
signal Max_tap_vector:std_logic_vector(3 downto 0);
Signal Auto :STD_LOGIC;---- signal for Automatic
Signal Tap_select :STD_LOGIC;-----signal for Tap_set
Signal Switch :std_logic_vector(3 downto 0);----- signal for SW
Signal Tap_out :std_logic_vector(3 downto 0);----- signal for Tap_Output
Signal Seven_segment :std_logic_vector(6 downto 0);----- signal for the seven segment display
SIGNAL S_SW :std_logic_vector(3 DOWNTO 0);----- SIGANAL FOR SWITCH IN MAUNAL/TAP SELECT
BEGIN
PROCESS(Clock,Reset,Tap_set)

BEGIN

IF (Reset = ''1'') THEN

Tap_out <= "0001"; -- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

ELSIF (rising_edge(Clock)) THEN

IF (Tap_set = ''1'') THEN

Tap_Out<= Switch; -- running on manual output depends on the tap switch which is on

end if;

IF (Tap_out > Max_tap) THEN ---- If the output is more than 9 reset

Tap_Out<= "0001"; --- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

IF (conv_integer(Max_tap)) = Max_tap_vector then

--IF (conv_integer(Max_tap_vector)) = Max_tap then------converting interger
--OTHER_VECTOR<=(others =>''0'');
END IF;
END IF;
End if;
END PROCESS;
PROCESS(SW,Clock)
Begin
--S_SW <= SW(3 DOWNTO 0) ;
case SW is
when "0001"=>SSG_out<= "1001111";
when "0010"=>SSG_out<= "0010010";
when "0011"=>SSG_out<= "0000110";
when "0100"=>SSG_out<= "1001100";
when "0101"=>SSG_out<= "0100100";
when "0110"=>SSG_out<= "0100000";
when "0111"=>SSG_out<= "0001111";
when "1000"=>SSG_out<= "0000000";
when "1001"=>SSG_out<= "0000100";
--nothing is displayed when a number more than 9 is given as input.
when others =>SSG_out<="1111111" ;
end case ;
END PROCESS;
end Behavioral;
?

Related Discussions:- Vhdl

Obtain complete solution for the current for given circuit, For the circuit...

For the circuit of Figure(a), obtain the complete solution for the current i L (t) through the 5-H inductor and the voltage v x (t) across the 6- resistor.

Define the general purpose embedded system, Define the general purpose embe...

Define the general purpose embedded system. a. General purpose microprocessor For illustration, Intel 80x86, Motorola 68HCxxx or Sparc b. Embedded general purpose process

Frequency response of your amplifier, a) What is meant by frequency respons...

a) What is meant by frequency response and how would you check the performance of your amplifier? b) Calculate the Voltage Gain of your amplifier at a range of frequencies suffic

Find the effective noise temperature, Q. An antenna with an effective noise...

Q. An antenna with an effective noise temperature of 130 K couples through a waveguide that has a loss of 0.8 dB to a receiver. Find the effective noise temperature presented by th

Explain series capacitors, Explain Series capacitors These are connecte...

Explain Series capacitors These are connected in series with the line conductors and are used to reduce the inductive reactance of long transmission lines and hence the voltage

Explain rs422a standard, Explain RS422A standard. RS422A: 1.  Date...

Explain RS422A standard. RS422A: 1.  Date Rate: 10 Mbits per second 2.  Driving capability up to 4000ft and 10 receivers 3.  This is Differential standard that is- a

Sonic harassment, Sir I would like to find a sensor that can detect beams ...

Sir I would like to find a sensor that can detect beams from the phasor painfield generator and the sonic devasator (devices of this nature). These sonic devices emit a high pres

Determine the power angle delta, A synchronous motor has the following para...

A synchronous motor has the following parameters per phase. E=2kv, Eo=5kv, X2=3ohms, and I=700amps. Draw the phasor diagram and determine (a) power angle delta, (b) active po

Find the bandwidth of the circuit, Q. A simple parallel resonant circuit wi...

Q. A simple parallel resonant circuit with L = 50 µH is used to performthe frequency selection. The circuit is to be tuned to the first station at a frequency of 1000 kHz. In order

What is interrupt service routine, What is interrupt service routine? I...

What is interrupt service routine? Interrupt means to break the sequence of operation. Whereas the CPU is executing a program an interrupt breaks the normal sequence of impleme

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd