Vhdl, Electrical Engineering

Assignment Help:
Im doing my final year project and Im stuck in vhdl coding. The main mission of this project is to design and build a tap changer which is going to be fitted to power transformers for regulation of the output voltage to required levels for the Micro Grid.
The tap changer system will consist of 9 changers with a 4v step having 9 switches/ Relays. 5 relays will be in the first stage, second stage consist of 3 relays, third stage has got 2 relays and the final stage has 1 relay. The voltage range of the tap changer 399- 431, Tap changer will perform step-up or step-down duties depending on what is requires. ( Tap1-399volts, Tap2 403volts, Tap3 407volts, Tap4 411volts, Tap5 415volts, Tap6 419volts, Tap7 423volts, Tap8 427volts, Tap9 2311volts. )
Im using vhdl programme to control the switches( switch1 to switch 9) using Spartan 3 board and displaying the selected switch on the board. I have written a bit of the the code which is at the bottom and im completely stuck I just need help in finishing the code and have attached the You are my last hope .

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity UPDOWNCOUNTERHOLD is
Port ( Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
-- Automatic : in STD_LOGIC;--- AUTOMATIC SELECTION
Tap_set : in STD_LOGIC;--- ACTIVATES THE TAP SELECTED
SW : in STD_LOGIC_VECTOR (8 downto 0);---- switch for Tap 1 up to 9
--SSG_input : in std_logic_vector(3 downto 0); -- input to seven segment display
Tap_Output: out STD_LOGIC_VECTOR (8 downto 0);-- Tap output
SSG_out : out STD_LOGIC_VECTOR (6 downto 0);--- SEVEN SEGMENT OUTPUT DISPLAY
AN0 : out STD_LoGIC);
end UPDOWNCOUNTERHOLD;

architecture Behavioral of UPDOWNCOUNTERHOLD is

Constant Max_tap :integer := 9;-- referance for the switches
signal Max_tap_vector:std_logic_vector(3 downto 0);
Signal Auto :STD_LOGIC;---- signal for Automatic
Signal Tap_select :STD_LOGIC;-----signal for Tap_set
Signal Switch :std_logic_vector(3 downto 0);----- signal for SW
Signal Tap_out :std_logic_vector(3 downto 0);----- signal for Tap_Output
Signal Seven_segment :std_logic_vector(6 downto 0);----- signal for the seven segment display
SIGNAL S_SW :std_logic_vector(3 DOWNTO 0);----- SIGANAL FOR SWITCH IN MAUNAL/TAP SELECT
BEGIN
PROCESS(Clock,Reset,Tap_set)

BEGIN

IF (Reset = ''1'') THEN

Tap_out <= "0001"; -- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

ELSIF (rising_edge(Clock)) THEN

IF (Tap_set = ''1'') THEN

Tap_Out<= Switch; -- running on manual output depends on the tap switch which is on

end if;

IF (Tap_out > Max_tap) THEN ---- If the output is more than 9 reset

Tap_Out<= "0001"; --- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

IF (conv_integer(Max_tap)) = Max_tap_vector then

--IF (conv_integer(Max_tap_vector)) = Max_tap then------converting interger
--OTHER_VECTOR<=(others =>''0'');
END IF;
END IF;
End if;
END PROCESS;
PROCESS(SW,Clock)
Begin
--S_SW <= SW(3 DOWNTO 0) ;
case SW is
when "0001"=>SSG_out<= "1001111";
when "0010"=>SSG_out<= "0010010";
when "0011"=>SSG_out<= "0000110";
when "0100"=>SSG_out<= "1001100";
when "0101"=>SSG_out<= "0100100";
when "0110"=>SSG_out<= "0100000";
when "0111"=>SSG_out<= "0001111";
when "1000"=>SSG_out<= "0000000";
when "1001"=>SSG_out<= "0000100";
--nothing is displayed when a number more than 9 is given as input.
when others =>SSG_out<="1111111" ;
end case ;
END PROCESS;
end Behavioral;
?

Related Discussions:- Vhdl

Calculate the v number and the number of guided modes, A multimode step ind...

A multimode step index fibre along with a core diameter of 80µm and a associative refractive index difference of 1.5% is operating at a wavelength of 0.85µm. If the core refractive

Determine the range of the step size, 1. (a) Consider a sinusoidal signal m...

1. (a) Consider a sinusoidal signal m(t) = A cos(2 Π f m t) applied to a delta modulator with step size . Determine the range of the step size so that slope overload will be avoide

What is right-through routing, Q. What is right-through routing? In rig...

Q. What is right-through routing? In right-through routing, originating exchange determines complete route from source to destination. No routing decisions are taken at interme

Disconnection of supply, Disconnection of Supply: An Appellate Tribuna...

Disconnection of Supply: An Appellate Tribunal has been created over the Commissions for speedy dispute resolution. It is assumed to adjudicate appeals against orders of the a

Microcontroller project, hi there, i have to write a program for seven seg...

hi there, i have to write a program for seven segments counter with three buttons to make it counting up and down from 00 to 99 so i''m looking for someone can write it..........th

Explain input characteristic of common emitter configuration, Q. Explain Th...

Q. Explain The Input Characteristics Of Common Emitter Configuration? Input characteristics:In the figure the abscissa is the base current IB, The ordinate is the base to emitter

State the principle of working of transformer, a) State the principle of wo...

a) State the principle of working of transformer. b) A 230/110 V, single-phase transformer takes an input of 350 volt-amperes at no load while working at rated voltage. The core

Compute the full-load speed, A 10 - hp, 250-V shunt motor has an armature c...

A 10 - hp, 250-V shunt motor has an armature circuit resistance of 0.5  and a ?eld resistance of 200 . At no load, rated voltage, and 1200 r/min, the armature current is 3 A. At

Mathematics, The two sides of a triangle are 17 cm and 28 cm long, and the ...

The two sides of a triangle are 17 cm and 28 cm long, and the length of the median drawn to the third side is equal to 19.5 cm. Find the distance from an endpoint of this median to

Find the line current and voltage across the load, Q. (a) A balanced wye-co...

Q. (a) A balanced wye-connected load with per-phase impedance of 20 + j10 is connected to a balanced 415-V, three-phase supply through three conductors, each of which has a series

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd