User Account

All Pages

Vhdl, Electrical Engineering

Assignment Help:
Im doing my final year project and Im stuck in vhdl coding. The main mission of this project is to design and build a tap changer which is going to be fitted to power transformers for regulation of the output voltage to required levels for the Micro Grid.
The tap changer system will consist of 9 changers with a 4v step having 9 switches/ Relays. 5 relays will be in the first stage, second stage consist of 3 relays, third stage has got 2 relays and the final stage has 1 relay. The voltage range of the tap changer 399- 431, Tap changer will perform step-up or step-down duties depending on what is requires. ( Tap1-399volts, Tap2 403volts, Tap3 407volts, Tap4 411volts, Tap5 415volts, Tap6 419volts, Tap7 423volts, Tap8 427volts, Tap9 2311volts. )
Im using vhdl programme to control the switches( switch1 to switch 9) using Spartan 3 board and displaying the selected switch on the board. I have written a bit of the the code which is at the bottom and im completely stuck I just need help in finishing the code and have attached the You are my last hope .

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity UPDOWNCOUNTERHOLD is
Port ( Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
-- Automatic : in STD_LOGIC;--- AUTOMATIC SELECTION
Tap_set : in STD_LOGIC;--- ACTIVATES THE TAP SELECTED
SW : in STD_LOGIC_VECTOR (8 downto 0);---- switch for Tap 1 up to 9
--SSG_input : in std_logic_vector(3 downto 0); -- input to seven segment display
Tap_Output: out STD_LOGIC_VECTOR (8 downto 0);-- Tap output
SSG_out : out STD_LOGIC_VECTOR (6 downto 0);--- SEVEN SEGMENT OUTPUT DISPLAY
AN0 : out STD_LoGIC);
end UPDOWNCOUNTERHOLD;

architecture Behavioral of UPDOWNCOUNTERHOLD is

Constant Max_tap :integer := 9;-- referance for the switches
signal Max_tap_vector:std_logic_vector(3 downto 0);
Signal Auto :STD_LOGIC;---- signal for Automatic
Signal Tap_select :STD_LOGIC;-----signal for Tap_set
Signal Switch :std_logic_vector(3 downto 0);----- signal for SW
Signal Tap_out :std_logic_vector(3 downto 0);----- signal for Tap_Output
Signal Seven_segment :std_logic_vector(6 downto 0);----- signal for the seven segment display
SIGNAL S_SW :std_logic_vector(3 DOWNTO 0);----- SIGANAL FOR SWITCH IN MAUNAL/TAP SELECT
BEGIN
PROCESS(Clock,Reset,Tap_set)

BEGIN

IF (Reset = ''1'') THEN

Tap_out <= "0001"; -- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

ELSIF (rising_edge(Clock)) THEN

IF (Tap_set = ''1'') THEN

Tap_Out<= Switch; -- running on manual output depends on the tap switch which is on

end if;

IF (Tap_out > Max_tap) THEN ---- If the output is more than 9 reset

Tap_Out<= "0001"; --- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

IF (conv_integer(Max_tap)) = Max_tap_vector then

--IF (conv_integer(Max_tap_vector)) = Max_tap then------converting interger
--OTHER_VECTOR<=(others =>''0'');
END IF;
END IF;
End if;
END PROCESS;
PROCESS(SW,Clock)
Begin
--S_SW <= SW(3 DOWNTO 0) ;
case SW is
when "0001"=>SSG_out<= "1001111";
when "0010"=>SSG_out<= "0010010";
when "0011"=>SSG_out<= "0000110";
when "0100"=>SSG_out<= "1001100";
when "0101"=>SSG_out<= "0100100";
when "0110"=>SSG_out<= "0100000";
when "0111"=>SSG_out<= "0001111";
when "1000"=>SSG_out<= "0000000";
when "1001"=>SSG_out<= "0000100";
--nothing is displayed when a number more than 9 is given as input.
when others =>SSG_out<="1111111" ;
end case ;
END PROCESS;
end Behavioral;
?

Related Discussions:- Vhdl

Explain open loop control systems, Explain Open Loop Control Systems In...

Explain Open Loop Control Systems In an open-loop control system, the controller independently computes exact voltage or current required by the actuator to do the job and send

Signal processing 1 ., region of convergence of (Z+2)*(12z-1)/((3z-1)*(4z+1...

region of convergence of (Z+2)*(12z-1)/((3z-1)*(4z+1 ))

Three phase steam turbine generator, A 3 phase 400 volt(line to line) wye c...

A 3 phase 400 volt(line to line) wye connected synchronous motor has Xs= 1 ohm per phase and a negligible armature resistance. The field current is so adjusted that the internal(in

Derive an expression for the electric force, Q. A two-winding system has it...

Q. A two-winding system has its inductances given by where k 1 and k 2 are constants. Neglecting the winding resistances, derive an expression for the electric force when

Circuit theorems, limitations and applications of following circuit theorem...

limitations and applications of following circuit theorems: telleans theorem superposition theorem norton theorem compensation theorem millman theorem reciprocity theorem maximum p

Define number systems, Q. Define Number Systems? A number system, in ge...

Q. Define Number Systems? A number system, in general, is an ordered set of symbols (digits) with relationships defined for addition, subtraction, multiplication, and division.

What effect do non-tradable goods have on ppp, Q. What effect do non-tradab...

Q. What effect do non-tradable goods have on PPP? Answer: The consequence is quite substantial. In 1997 the production of non-tradable goods accounted for about 55% of U.S GN

Load stack pointer - stack operations , Load Stack Pointer This  inst...

Load Stack Pointer This  instruction loads the stack  pointer  register with the 16 - bit  data specified in the   instruction. The 16 - bit  data. When  stored in sp  registe

Explain electrical contact materials, Explain electrical contact materials....

Explain electrical contact materials. Electrical contact materials: some elements, in their relatively pure forms as copper, nickel, molybdenum, palladium, silver, tungsten and

Find terminal line-to-neutral voltage of each phase winding, (a) A wye-conn...

(a) A wye-connected generator is to be designed to supply a 20-kV three-phase line. Find the terminal line-to-neutral voltage of each phase winding. (b) If the windings of the g

Write Your Message!

Captcha
Order Assignment

Featured Services

Order Now

Popular Subjects

Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

Submit Assignment

Academics

Major Subjects

Majors

Get In Touch

whatsapp: +91-977-207-8620

Phone: +91-977-207-8620

Email: [email protected]

TERMS & POLICIES

HELP & SUPPORT

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd