Vhdl, Electrical Engineering

Assignment Help:
Im doing my final year project and Im stuck in vhdl coding. The main mission of this project is to design and build a tap changer which is going to be fitted to power transformers for regulation of the output voltage to required levels for the Micro Grid.
The tap changer system will consist of 9 changers with a 4v step having 9 switches/ Relays. 5 relays will be in the first stage, second stage consist of 3 relays, third stage has got 2 relays and the final stage has 1 relay. The voltage range of the tap changer 399- 431, Tap changer will perform step-up or step-down duties depending on what is requires. ( Tap1-399volts, Tap2 403volts, Tap3 407volts, Tap4 411volts, Tap5 415volts, Tap6 419volts, Tap7 423volts, Tap8 427volts, Tap9 2311volts. )
Im using vhdl programme to control the switches( switch1 to switch 9) using Spartan 3 board and displaying the selected switch on the board. I have written a bit of the the code which is at the bottom and im completely stuck I just need help in finishing the code and have attached the You are my last hope .

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity UPDOWNCOUNTERHOLD is
Port ( Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
-- Automatic : in STD_LOGIC;--- AUTOMATIC SELECTION
Tap_set : in STD_LOGIC;--- ACTIVATES THE TAP SELECTED
SW : in STD_LOGIC_VECTOR (8 downto 0);---- switch for Tap 1 up to 9
--SSG_input : in std_logic_vector(3 downto 0); -- input to seven segment display
Tap_Output: out STD_LOGIC_VECTOR (8 downto 0);-- Tap output
SSG_out : out STD_LOGIC_VECTOR (6 downto 0);--- SEVEN SEGMENT OUTPUT DISPLAY
AN0 : out STD_LoGIC);
end UPDOWNCOUNTERHOLD;

architecture Behavioral of UPDOWNCOUNTERHOLD is

Constant Max_tap :integer := 9;-- referance for the switches
signal Max_tap_vector:std_logic_vector(3 downto 0);
Signal Auto :STD_LOGIC;---- signal for Automatic
Signal Tap_select :STD_LOGIC;-----signal for Tap_set
Signal Switch :std_logic_vector(3 downto 0);----- signal for SW
Signal Tap_out :std_logic_vector(3 downto 0);----- signal for Tap_Output
Signal Seven_segment :std_logic_vector(6 downto 0);----- signal for the seven segment display
SIGNAL S_SW :std_logic_vector(3 DOWNTO 0);----- SIGANAL FOR SWITCH IN MAUNAL/TAP SELECT
BEGIN
PROCESS(Clock,Reset,Tap_set)

BEGIN

IF (Reset = ''1'') THEN

Tap_out <= "0001"; -- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

ELSIF (rising_edge(Clock)) THEN

IF (Tap_set = ''1'') THEN

Tap_Out<= Switch; -- running on manual output depends on the tap switch which is on

end if;

IF (Tap_out > Max_tap) THEN ---- If the output is more than 9 reset

Tap_Out<= "0001"; --- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

IF (conv_integer(Max_tap)) = Max_tap_vector then

--IF (conv_integer(Max_tap_vector)) = Max_tap then------converting interger
--OTHER_VECTOR<=(others =>''0'');
END IF;
END IF;
End if;
END PROCESS;
PROCESS(SW,Clock)
Begin
--S_SW <= SW(3 DOWNTO 0) ;
case SW is
when "0001"=>SSG_out<= "1001111";
when "0010"=>SSG_out<= "0010010";
when "0011"=>SSG_out<= "0000110";
when "0100"=>SSG_out<= "1001100";
when "0101"=>SSG_out<= "0100100";
when "0110"=>SSG_out<= "0100000";
when "0111"=>SSG_out<= "0001111";
when "1000"=>SSG_out<= "0000000";
when "1001"=>SSG_out<= "0000100";
--nothing is displayed when a number more than 9 is given as input.
when others =>SSG_out<="1111111" ;
end case ;
END PROCESS;
end Behavioral;
?

Related Discussions:- Vhdl

Device switching losses and snubbers, May I know if your site can help me w...

May I know if your site can help me with design a snubber and model the circuit using LTSpice software?

Storage oscilloscope, Aim To build a simple storage oscilloscope usi...

Aim To build a simple storage oscilloscope using the PIC trainer To report on the program's design and operation Equipment PIC Trainer and PICkit3 in-circui

Determine potential difference across resistor, Determine Potential Differe...

Determine Potential Difference: Compute the current through each element of the given network and also determine potential difference across 15 Ω resistor. Figure

Design a crossover circuit for loudspeaker, The aim of the research paper i...

The aim of the research paper is to design a crossover circuit for loudspeaker that will be used with a 2-way speaker. Circuit consists of the resistors, capacitors and operational

Calculate the ef?ciency of the induction generator, A three-phase, four-pol...

A three-phase, four-pole, 220-V, 60-Hz induction machine with a per-phase resistance of 0.5  is operating at rated voltage as a generator at a slip of -0.04, delivering 12 A of li

Basic elements of a digital communication system, Q. Basic elements of a di...

Q. Basic elements of a digital communication system? Figure illustrates the basic elements of a digital communication system. For each function in the transmitting station, th

Dc generator, A 20kw 220v shunt generator has armature resistance of 0.07 a...

A 20kw 220v shunt generator has armature resistance of 0.07 and a shunt field resisitance 900 ohm find field loss?

Half wave rectifier connected to a dc motor, Ask questiwe have half wave re...

Ask questiwe have half wave rectifier connected to a dc motor load. by using a step down transformer from 8 to 1. by modalization we have the Primary Winding resistance is Rp=50 oh

Electromagnetic torque , Electromagnetic torque  The torque is given...

Electromagnetic torque  The torque is given by the force on the armature winding multiplied by its radius. Force on a conductor in magnetic field B is:  F=B.I.L so, T=B

Synchronization, Synchronization:  Whatever type of weep is used, it must ...

Synchronization:  Whatever type of weep is used, it must be synchronized with the signal being measured. Synchronization has to be done to obtain a stationary pattern. This requir

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd