Vhdl, Electrical Engineering

Assignment Help:
Im doing my final year project and Im stuck in vhdl coding. The main mission of this project is to design and build a tap changer which is going to be fitted to power transformers for regulation of the output voltage to required levels for the Micro Grid.
The tap changer system will consist of 9 changers with a 4v step having 9 switches/ Relays. 5 relays will be in the first stage, second stage consist of 3 relays, third stage has got 2 relays and the final stage has 1 relay. The voltage range of the tap changer 399- 431, Tap changer will perform step-up or step-down duties depending on what is requires. ( Tap1-399volts, Tap2 403volts, Tap3 407volts, Tap4 411volts, Tap5 415volts, Tap6 419volts, Tap7 423volts, Tap8 427volts, Tap9 2311volts. )
Im using vhdl programme to control the switches( switch1 to switch 9) using Spartan 3 board and displaying the selected switch on the board. I have written a bit of the the code which is at the bottom and im completely stuck I just need help in finishing the code and have attached the You are my last hope .

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity UPDOWNCOUNTERHOLD is
Port ( Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
-- Automatic : in STD_LOGIC;--- AUTOMATIC SELECTION
Tap_set : in STD_LOGIC;--- ACTIVATES THE TAP SELECTED
SW : in STD_LOGIC_VECTOR (8 downto 0);---- switch for Tap 1 up to 9
--SSG_input : in std_logic_vector(3 downto 0); -- input to seven segment display
Tap_Output: out STD_LOGIC_VECTOR (8 downto 0);-- Tap output
SSG_out : out STD_LOGIC_VECTOR (6 downto 0);--- SEVEN SEGMENT OUTPUT DISPLAY
AN0 : out STD_LoGIC);
end UPDOWNCOUNTERHOLD;

architecture Behavioral of UPDOWNCOUNTERHOLD is

Constant Max_tap :integer := 9;-- referance for the switches
signal Max_tap_vector:std_logic_vector(3 downto 0);
Signal Auto :STD_LOGIC;---- signal for Automatic
Signal Tap_select :STD_LOGIC;-----signal for Tap_set
Signal Switch :std_logic_vector(3 downto 0);----- signal for SW
Signal Tap_out :std_logic_vector(3 downto 0);----- signal for Tap_Output
Signal Seven_segment :std_logic_vector(6 downto 0);----- signal for the seven segment display
SIGNAL S_SW :std_logic_vector(3 DOWNTO 0);----- SIGANAL FOR SWITCH IN MAUNAL/TAP SELECT
BEGIN
PROCESS(Clock,Reset,Tap_set)

BEGIN

IF (Reset = ''1'') THEN

Tap_out <= "0001"; -- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

ELSIF (rising_edge(Clock)) THEN

IF (Tap_set = ''1'') THEN

Tap_Out<= Switch; -- running on manual output depends on the tap switch which is on

end if;

IF (Tap_out > Max_tap) THEN ---- If the output is more than 9 reset

Tap_Out<= "0001"; --- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

IF (conv_integer(Max_tap)) = Max_tap_vector then

--IF (conv_integer(Max_tap_vector)) = Max_tap then------converting interger
--OTHER_VECTOR<=(others =>''0'');
END IF;
END IF;
End if;
END PROCESS;
PROCESS(SW,Clock)
Begin
--S_SW <= SW(3 DOWNTO 0) ;
case SW is
when "0001"=>SSG_out<= "1001111";
when "0010"=>SSG_out<= "0010010";
when "0011"=>SSG_out<= "0000110";
when "0100"=>SSG_out<= "1001100";
when "0101"=>SSG_out<= "0100100";
when "0110"=>SSG_out<= "0100000";
when "0111"=>SSG_out<= "0001111";
when "1000"=>SSG_out<= "0000000";
when "1001"=>SSG_out<= "0000100";
--nothing is displayed when a number more than 9 is given as input.
when others =>SSG_out<="1111111" ;
end case ;
END PROCESS;
end Behavioral;
?

Related Discussions:- Vhdl

Give a brief description of integrating circuits, Q. Give a brief descripti...

Q. Give a brief description of integrating circuits ? Integration is a summation of area. An integrating circuit produces an output voltage which is proportional to the area en

Determine the cost of energy used in a system, The energy consumption for a...

The energy consumption for a small factory is given at the end of the brief. a) Three commercial tariffs from an energy supplier are shown below. Using these (or other commercia

Matlab, Exercise 1: Data array manipulation and selection using for loops ...

Exercise 1: Data array manipulation and selection using for loops These exercises demonstrate the use of for loops in array manipulation and selection. a) Write a user-defined fun

Electrical machine, Design a suitable double –layer lap winding for a 6-pol...

Design a suitable double –layer lap winding for a 6-pole dc armature with 18 slots and two coil sides per slot. Give values of front-pitch, brack–pitch and commutator pitch. Draw t

Line Protection., The Lennox to Bowmanville 500 kV circuit, spanning a dist...

The Lennox to Bowmanville 500 kV circuit, spanning a distance of about 180 km, has series (inductive) impedance j 0.0224 pu and shunt (capacitive) admittance j 2.34 pu, quoted on b

Electrical fault which might occur in a circuit, Question 1: (a) Descri...

Question 1: (a) Describe the three main types of electrical fault which might occur in a circuit. (b) What is three phase electric power? Give its advantages. (c) Explain th

Speed control of dc motors, Q. Show Process of Speed Control of DC Motors? ...

Q. Show Process of Speed Control of DC Motors? Equation showed that the speed of a dc motor can be varied by control of the field flux, the armature resistance, and the armatur

Obtain the waveforms, Q. (a) Consider a diode circuit with RC load as shown...

Q. (a) Consider a diode circuit with RC load as shown in Figure. With the switch closed at t = 0 and with the initial condition at t = 0 that vC = 0, obtain the functional forms of

Difference between div and idiv instructions, Mention how do the DIV & I...

Mention how do the DIV & IDIV instructions differ in their functionality DIV: Unsigned numbers division and IDIV: Signed number division.

Obstacle avoidance Arduino robot, we work as a group on Automoted guided ve...

we work as a group on Automoted guided vehicles project, with 2 vehicles one is leading and the other is guided and following the first one, i was assigned to write an obstacle avo

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd