Vhdl, Electrical Engineering

Assignment Help:
Im doing my final year project and Im stuck in vhdl coding. The main mission of this project is to design and build a tap changer which is going to be fitted to power transformers for regulation of the output voltage to required levels for the Micro Grid.
The tap changer system will consist of 9 changers with a 4v step having 9 switches/ Relays. 5 relays will be in the first stage, second stage consist of 3 relays, third stage has got 2 relays and the final stage has 1 relay. The voltage range of the tap changer 399- 431, Tap changer will perform step-up or step-down duties depending on what is requires. ( Tap1-399volts, Tap2 403volts, Tap3 407volts, Tap4 411volts, Tap5 415volts, Tap6 419volts, Tap7 423volts, Tap8 427volts, Tap9 2311volts. )
Im using vhdl programme to control the switches( switch1 to switch 9) using Spartan 3 board and displaying the selected switch on the board. I have written a bit of the the code which is at the bottom and im completely stuck I just need help in finishing the code and have attached the You are my last hope .

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity UPDOWNCOUNTERHOLD is
Port ( Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
-- Automatic : in STD_LOGIC;--- AUTOMATIC SELECTION
Tap_set : in STD_LOGIC;--- ACTIVATES THE TAP SELECTED
SW : in STD_LOGIC_VECTOR (8 downto 0);---- switch for Tap 1 up to 9
--SSG_input : in std_logic_vector(3 downto 0); -- input to seven segment display
Tap_Output: out STD_LOGIC_VECTOR (8 downto 0);-- Tap output
SSG_out : out STD_LOGIC_VECTOR (6 downto 0);--- SEVEN SEGMENT OUTPUT DISPLAY
AN0 : out STD_LoGIC);
end UPDOWNCOUNTERHOLD;

architecture Behavioral of UPDOWNCOUNTERHOLD is

Constant Max_tap :integer := 9;-- referance for the switches
signal Max_tap_vector:std_logic_vector(3 downto 0);
Signal Auto :STD_LOGIC;---- signal for Automatic
Signal Tap_select :STD_LOGIC;-----signal for Tap_set
Signal Switch :std_logic_vector(3 downto 0);----- signal for SW
Signal Tap_out :std_logic_vector(3 downto 0);----- signal for Tap_Output
Signal Seven_segment :std_logic_vector(6 downto 0);----- signal for the seven segment display
SIGNAL S_SW :std_logic_vector(3 DOWNTO 0);----- SIGANAL FOR SWITCH IN MAUNAL/TAP SELECT
BEGIN
PROCESS(Clock,Reset,Tap_set)

BEGIN

IF (Reset = ''1'') THEN

Tap_out <= "0001"; -- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

ELSIF (rising_edge(Clock)) THEN

IF (Tap_set = ''1'') THEN

Tap_Out<= Switch; -- running on manual output depends on the tap switch which is on

end if;

IF (Tap_out > Max_tap) THEN ---- If the output is more than 9 reset

Tap_Out<= "0001"; --- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

IF (conv_integer(Max_tap)) = Max_tap_vector then

--IF (conv_integer(Max_tap_vector)) = Max_tap then------converting interger
--OTHER_VECTOR<=(others =>''0'');
END IF;
END IF;
End if;
END PROCESS;
PROCESS(SW,Clock)
Begin
--S_SW <= SW(3 DOWNTO 0) ;
case SW is
when "0001"=>SSG_out<= "1001111";
when "0010"=>SSG_out<= "0010010";
when "0011"=>SSG_out<= "0000110";
when "0100"=>SSG_out<= "1001100";
when "0101"=>SSG_out<= "0100100";
when "0110"=>SSG_out<= "0100000";
when "0111"=>SSG_out<= "0001111";
when "1000"=>SSG_out<= "0000000";
when "1001"=>SSG_out<= "0000100";
--nothing is displayed when a number more than 9 is given as input.
when others =>SSG_out<="1111111" ;
end case ;
END PROCESS;
end Behavioral;
?

Related Discussions:- Vhdl

Determine modulation index, Q. If the output signal fromanAMmodulator is gi...

Q. If the output signal fromanAMmodulator is given by u(t) = 5 cos 1800 πt + 20 cos 2000 πt + 5 cos 2200 πt , determine: (a) The modulating signal m(t) and carrier c(t). (b)

Active filter design, Design a wide band pass filter with cut-off frequency...

Design a wide band pass filter with cut-off frequency f L = 400 kHz, f H = 600 kHz, and a pass-band gain = 10. The roll-off rate at the cut-off frequency should be at least 4

Sommerfield’s free electron theory, Write down basic postulates of sommerfi...

Write down basic postulates of sommerfield’s free electron gas model. Show that the number of energy states per unit energy is given by g(E) = 4Rv/h 3 (2m) 3/2 E 1/2 .  What is

What are concentrators, Q. What are concentrators? Elucidate how it helps i...

Q. What are concentrators? Elucidate how it helps in connecting number of subscribers. Ans: In rural areas, subscribers are usually dispersed. It is both expensive and unn

Basic features of electricity and circuit, 1.   Describe the basic featur...

1.   Describe the basic features of electricity at a fundamental level ? (to achieve a pass grade, explain the nature of electricity) 2.   What part of a cable are conduc

Autotransformer, conversion of auto transformer in to winding transformer a...

conversion of auto transformer in to winding transformer and vice versa

Determine voltage ratio for the circuit, Q. Determine v o /v i for the ci...

Q. Determine v o /v i for the circuit shown in Figure if the op amps are ideal.

Determine the speed of the motor, Q. A 10-kW, 250-V dc shunt generator, hav...

Q. A 10-kW, 250-V dc shunt generator, having an armature resistance of 0.1and a field resistance of 250 , delivers full load at rated voltage and 800 r/min. The machine is now ru

Project, You have to look up the data sheets for the LM317 (Not LT317), LT1...

You have to look up the data sheets for the LM317 (Not LT317), LT1006. V1 is a standard 9 volt battery, and the resistors are “through hole”. Label the test points in, V+, gnd, and

Determine the output waveform of the voltage, Q. The first four harmonics i...

Q. The first four harmonics in the Fourier series of current waveform given by where I m = 15 mA and T = 1 ms. If such a current is applied to a parallel combination of R

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd