Show operation on jfet, Electrical Engineering

Assignment Help:

Q. Show Operation on JFET?

The junction in the JFETis reverse-biased for normal operation.No gate current flows because of the reverse bias and all carriers flow from source to drain. The corresponding drain current is dependent on the resistance of the channel and the drain-to-source voltage vDS.As vDS is increased for a given value of vGS, the junction is more heavily reverse-biased, when the depletion region extends further into the conducting channel. Increasing vDS will ultimately block or pinch off the conducting channel. After the pinch-off, the drain current iD will be constant, independent of vDS.

693_Show Operation on JFET1.png

It is the active region beyond pinch-off that is useful for the controlled-source operation, since only changes in vGS will produce changes in iD. Figure illustrates the JFET characteristics. Part (a) shows the idealized static characteristics with two regions separated by the dashed line, indicating the ohmic (controlled-resistance or triode) region and the active (controlled-source) region beyond pinch-off. Note that iD is initially proportional to vDS in the ohmic region where the JFET behaves much like a voltage-variable resistance; iD depends on vGS for a given value of vDS in the active region. In a practical JFET, however, the curves of iD versus vDS are not entirely flat in the active region but tend to increase slightly with vDS, as shown in Figure(b);

when extended, these curves tend to intersect at a point of -VA on the vDS axis. Another useful characteristic indicating the strength of the controlled source is the transfer characteristic, relating the drain current iD to the degree of the negative bias vGS applied between gate and source; a cutoff region exists, indicated by the pinch-off voltage -VP , for which no drain current flows, because both vGS and vDS act to eliminate the conducting channel completely.

Mathematically, the drain current in the active controlled-source region is approximately given by:

361_Show Operation on JFET.png

where IDSS, known as the drain-source saturation current, represents the value of iD when vGS = 0.


Related Discussions:- Show operation on jfet

Provide definition of signals, Provide Definition of Signals A continuo...

Provide Definition of Signals A continuous-time signal x(t) is a signal that is a function of real number t. For a discrete-time signal x[n], it is a method of discrete time in

Transmission - salient features of nep, Transmission: The policy empha...

Transmission: The policy emphasizes in which adequate and timely investment along within efficient and coordinated operation is essential for developing a robust and integrate

Classification of measures of performance appraisal, Classification of meas...

Classification of measures: measures or metrics can be classified under the following headings: 1 finance: income shareholder value added value rates of return costs. 2 outp

Determine the parameters of the equivalent circuit, The no-load and blocked...

The no-load and blocked-rotor tests on a three phase, wye-connected induction motor yield the following results: • No-load test: line-to-line voltage 400 V, input power 1770 W,

What do you mean by sub address, Q. What do you mean by sub address? A ...

Q. What do you mean by sub address? A sub address, though a part of the ISDN address, isn't considered as an integral part of the numbering scheme. Sub address is carried in a

Resume, who to write resume for job

who to write resume for job

Industrial Automation, 1. Write the Boolean expression and draw the gate lo...

1. Write the Boolean expression and draw the gate logic diagram and typical PLC ladder logic diagram for a control system wherein a fan is to run only when all of the following con

Excess3 to bcd code converter using nand gates, design a excess3 to bcd cod...

design a excess3 to bcd code converter using only nand gates

Determine the equivalent winding resistance, Determine the equivalent windi...

Determine the equivalent winding resistance: A 50 kVA, 2200/110 V, 50 HZ' transformer contain an HV winding resistance of 0.15 Ω and a leakage reactance of 0.45 Ω. The LV wind

Resultant force, State and prove parallelogram law of forces and explain i...

State and prove parallelogram law of forces and explain it''s applications

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd