Pointer(ptr)-assemblers directive-microprocessor, Assembly Language

Assignment Help:

PTR : Pointer:-

The pointer operator which is used to declare the type of a variable, label or memory operand. The operator PTR is prefixed by either WORD or BYTE. If the prefix is BYTE, then thespecific label, variable or memory operand is treated as an 8-bit quantity, whereas if WORD is the prefix, then it is treated as a 16-bit quantity.  In other terms, the PTR operator is used to mention the data type - byte or word. The examples of the PTR operator are following:

Example :

57_ptr.jpg

In particular case of JMP instructions, the PTR operator is used to mention the type of the jump, for example near or far, as describe in the examples given below.

JMP     WORD PTR [BX]-NEAR Jump

JMP     WORD PTR [BX]-FAR Jump

PUBLIC  As  already described,  the PUBLIC directive which is used along with the EXTRN  directive. This give information to the assembler that the variables, labels, constants, or procedures declared PUBLIC can be accessed  by other assembly modules to form their codes, but when using the PUBLIC declared variables, labels ,constants or procedures the user ought to declare them externals  by using the EXTRN directive. Instead, the data types declared EXTRN in a module of the program, can be declared PUBLIC in at least any one of the other modules of the similar program. (Refer to the explanation on EXTRN directive to get the clear idea of PUBLIC.)


Related Discussions:- Pointer(ptr)-assemblers directive-microprocessor

Write policy-microprocessor, Write Policy A write policy determines how...

Write Policy A write policy determines how the cache deals with a write cycle. The 2 common write policies areWrite-Throughand Write-Back. In Write-Back policy, the cache behav

Compute the fibonacci sequence - assembly program, Compute the Fibonacci se...

Compute the Fibonacci sequence - assembly program: Problem: Fibonacci   In this problem you will write a program that will compute the first 20 numbers in the Fibonacci sequ

Read architecture:look aside cache-microprocessor, Read Architecture : Look...

Read Architecture : Look Aside Cache In "look aside" cache architecture the main memory is located conflictingthe system interface. Both the cache main memory sees a bus cycle

PIC MCU, CAN U GIVE BRIEF THEORY

CAN U GIVE BRIEF THEORY

Iret-loop-unconditional branch instruction-microprocessor, IRET : Return f...

IRET : Return from ISR:- When an interrupt service routine is called, before transferring control to it, the IP, CS  register and flag registers are stored in the stack to ment

Prepare the assembly code sequence, Problem (a) Prepare the assembly c...

Problem (a) Prepare the assembly code sequence for each of the four styles (accumulator, memory-memory, stack, load/store) of machine for the code fragment: A = B + C;

Format of control register-microprocessor, Format of Control Register T...

Format of Control Register The format for the control register is given in Figure. Bit 0 of this register might be one before data may be output  and  bit  two  might be  one

Interrupt priority management-microprocessor, Interrupt Priority Management...

Interrupt Priority Management The interrupt priority management logic indicated in given figure can be implemented in several ways. It does not required to be present in system

Matrices, code to add two matrices

code to add two matrices

Lds/les instruction execution-microprocessor, LDS/LES Instruction execution...

LDS/LES Instruction execution :  LAHF : Load AH from Lower Byte of Flag: - This instruction loads the AH register with the lower byte of the flag register. This instruction ca

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd