Main difference between a latch and a flip flop, Electrical Engineering

Assignment Help:

Question:

a) What is the main difference between a latch and a flip flop?

b) Draw the logic diagram of an SR-latch using only NAND gates.

c) A positive edge triggered J-K flip flop with preset and clear inputs is shown below. Determine Q and for the inputs shown by the timing diagram.

1376_Main difference between a latch and a flip flop.png

1107_Main difference between a latch and a flip flop1.png

d) Draw a BCD asynchronous decade counter (which counts from 0000 to 1001) with asynchronous active low clear and negative edge triggered clock.


Related Discussions:- Main difference between a latch and a flip flop

Explain the operation of rc phase shift oscillator, Question 1 With the he...

Question 1 With the help of energy band diagram differentiate between Insulators, semiconductors and metals Question 2 Explain the operation of RC phase shift oscillator

Calculate the theoretical mean value for signal, In most real signal proces...

In most real signal processing applications the measured signals can not be described by an analytical expression. In addition, by the Wold decomposition theorem a stationary signa

Design of matching networks for amplifiers, Design a low noise amplifier us...

Design a low noise amplifier using an Infineon RF transistor BFP640. The amplifier is to be used to amplify the L2 GPS signal and so the centre frequency is 1227MHz and bandwidth 4

What is time switches, Q. What is Time Switches? Principle of a time sw...

Q. What is Time Switches? Principle of a time switch is displayed in Figure. It connects an incoming n channel PCM highway to an outgoing n channel PCM highway. As any incoming

Calculate the current flow using thevenin''s theorem, Calculate the curren...

Calculate the current flow in 30Ω resistor for the circuit in figure using Thevenin's Theorem.

Electronics, Figure 1(a) shows a simple one-stage MOSFET amplifier. The inp...

Figure 1(a) shows a simple one-stage MOSFET amplifier. The input-output relationship is graphed in Figure 1(b), where the solid curve indicates operation in the saturated region an

Sources of power dissipation in cmos logic, Describe the three main sources...

Describe the three main sources of power dissipation in CMOS logic. Hence calculate the power dissipated in a CMOS ASIC of 40,000 gates operating at a frequency of 133MHz with a s

Determine the bits required for a d/a converter, Q. Determine the bits requ...

Q. Determine the bits required for a D/A converter to detect 1-V change when V ref = 15 V.

Simulation of a standard ic linear regulator, 1.    Introduction The ob...

1.    Introduction The objective of this assignment is to design and evaluate a stabilised discrete linear power supply. The power supply requires to be designed according to t

Sketch the individual phase flux contributions, Q. Consider the balanced th...

Q. Consider the balanced three-phase alternating currents, shown in Figure, to be flowing in phases a, b, and c, respectively, of the two pole stator structure shown in Figure with

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd