Io devices and i/o subsystem and direct memory access, Computer Engineering

Assignment Help:

Why IO devices cannot be connected directly to the system bus?

Ans: The IO devices can't be directly connected to the system bus because the following reason

A) The data transfer rate of IO devices is slower that of CPU.

B) The IO devices in computer system has different data formats and work lengths that of CPU. So it is essential to use a module between system bus and IO device which is called IO module or IO system

Write the factors considered in designing an I/O subsystem?

Ans:

1. Data transfer: Amount, rate to or from device.

2. Data Location: Device selection, address of data within device (track, sector etc)

3. Memory or between an I/O device and CPU.

4. Synchronization: Output only when device is ready, input only when

Described Direct Memory Access

Ans: A modest increase in hardware enables an IO device to transfer a block of information to /from memory without CPU intervention. This task needs the IO device to produce memory addresses and transfer data via the bus by using interface controllers.

Related Discussions:- Io devices and i/o subsystem and direct memory access

CRTscreen as a two-dimensional matrix, Explain the statement- CRT screen as...

Explain the statement- CRT screen as a two-dimensional matrix One can imagine the CRT screen as a two-dimensional matrix which has m rows and n columns and this is usually ref

State and prove demorgan’s first theorems, State and prove Demorgan’s First...

State and prove Demorgan’s First theorems: Ans. Statement of First Theorem of De Morgan: = A‾. B‾ Proof: The two sides of the equation i.e. = is represented with logic

Explain parsing, What is parsing? The target of parsing is to find out...

What is parsing? The target of parsing is to find out the syntactic validity of a source string. A tree is built for use through subsequent phase of compiler, if the string is

Illustrate cache dram, Q. Illustrate Cache DRAM? Cache DRAM (CDRAM) wh...

Q. Illustrate Cache DRAM? Cache DRAM (CDRAM) which is developed by Mitsubishi integrates a tiny SRAM cache (16Kb) on a generic DRAM chip. SRAM on the CDRAM can be used in two

What is the role of mar and mdr, What is the role of MAR and MDR? The ...

What is the role of MAR and MDR? The MAR (memory address register) is used to hold the address of the location to or from which data are to be transferred and the MDR(memory d

Critical capabilities for superior firm performance, What are the critical ...

What are the critical capabilities for superior firm performance in e-commerce? Three firm capabilities which are critical for superior firm performance within e-commerce are:

Loogen, i need u to write my exam for $10,000

i need u to write my exam for $10,000

Software engineering, specialization,ggeneralization and aggregation of rai...

specialization,ggeneralization and aggregation of railway reservation system?

What do you mean by synchronization principles, In multiprocessing several ...

In multiprocessing several processors require to communicate with one another. So synchronisation is needed between them. The correctness and performance of parallel execution reli

Design a model for object oriented development, Design a model for object o...

Design a model for object oriented development The model for object oriented development could be shown as in Figure. It could be classified as dynamic / static and physical /

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages