Io devices and i/o subsystem and direct memory access, Computer Engineering

Assignment Help:

Why IO devices cannot be connected directly to the system bus?

Ans: The IO devices can't be directly connected to the system bus because the following reason

A) The data transfer rate of IO devices is slower that of CPU.

B) The IO devices in computer system has different data formats and work lengths that of CPU. So it is essential to use a module between system bus and IO device which is called IO module or IO system

Write the factors considered in designing an I/O subsystem?

Ans:

1. Data transfer: Amount, rate to or from device.

2. Data Location: Device selection, address of data within device (track, sector etc)

3. Memory or between an I/O device and CPU.

4. Synchronization: Output only when device is ready, input only when

Described Direct Memory Access

Ans: A modest increase in hardware enables an IO device to transfer a block of information to /from memory without CPU intervention. This task needs the IO device to produce memory addresses and transfer data via the bus by using interface controllers.

Related Discussions:- Io devices and i/o subsystem and direct memory access

Harvard mark-I and the bug, The next important effort in the direction of d...

The next important effort in the direction of devising an electromechanical computer was made at Harvard University mutually sponsored by IBM and Department of UN Navy, Howard Aike

Connectivity options accessible to internet subscribers, What are the diffe...

What are the different connectivity options accessible to Internet Subscribers? Explain in detail. Internet Connectivity Options: Internet access is perhaps one of the ma

Which technique are used to gain on the number pairs, Explain the technique...

Explain the techniques, which are used to gain on the number pairs. In rural areas, subscribers are usually dispersed. This is both unessential and expensive to give a dedicate

Describe the hardwired control method, Describe the Hardwired control metho...

Describe the Hardwired control method for generating the control signals Hard-wired control can be explained as sequential logic circuit that generates particular sequences of

Component fulfil this requirement, A component has the time to failure dist...

A component has the time to failure distribution that is modelled as the Weibull distribution with shape parameter 3 and scale parameter of 36 months. This component is planned to

The first digit of a decimal constant, The first digit of a decimal constan...

The first digit of a decimal constant must be Decimal constants having of a set of digit, 0 to 9, preceded by an optional - or + sign.

Future of hyper threading, Current Pentium 4 based MPUs use Hyper-threading...

Current Pentium 4 based MPUs use Hyper-threading, but the next-generation cores, Woodcrest and Merom, Conroe will not. While some have alleged that this is because Hyper-threading

Digital electronics, design a ciruit which can work as a 4-bit binary adder...

design a ciruit which can work as a 4-bit binary adder as well as subtractor

What is meant by context switch, What is meant by context switch? Swit...

What is meant by context switch? Switching the CPU to another process requires saving the state of the old process and loading the saved state for the new process. This task i

Implication connective - modus ponens rule, Implication connective - Modus ...

Implication connective - Modus ponens rule: We notice that this is a trivial example, so it highlights how we use truth tables: as the first line is the only one when both abo

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages