Instruction set of 8086-microprocessor, Assembly Language

Assignment Help:

Instruction set of 8086 :

The 8086/8088 instructions are categorized into the following major types. This section describes the function of each of the instructions with appropriate examples wherever necessary.

(i) Data Copy/Transfer Instructions: This  type of instructions are utilized to transfer data from source operand  to destination operand. All the store, load, move, exchange output and input instructions belong to this category.

(ii) Arithmetic and Logical Instructions: All the instructions performing, logical, arithmetic, decrement, increment, compares and scan instructions belong to this category.

(iii) Branch Instructions: These instructions transfer control of execution to the decided address. All the call, interrupt, jump and return instructions belong to this class.

(iv) Loop Instructions: If these instructions contain REP prefix with CX used as county register, they can be utilized to implement conditional   and unconditional   loops. The LOOPNZ, LOOP and LOOPZ instructions belong to this category. These are useful to implement different type of loop structures.

(v) Machine Control Instructions: These instructions control the machine status. HLT, WAIT LOCK and NOP, instructions belong to this class.

(vi) Flag Manipulation Instructions: All the instructions which directly affect the flag register they come under this group of instructions.  Instructions like STD, CLD, STI, CLI etc.  Belong to this category of instructions.

(vii) Shift  and  Rotate  Instructions: These  instructions  involve  the rotation and bitwise shifting in either direction with or without a count in CX.

(viii) String Instructions: These instructions involve various string manipulation operations like  move, scan, load, store ,compare,  etc. These instructions are just to be operated upon the strings.

 


Related Discussions:- Instruction set of 8086-microprocessor

Physical memory mapped and port input output-microprocessor, Physical Memor...

Physical Memory Mapped I/O and Port I/O : CPU controlled I/O comes in 2 ways. Simply the difference is whether we utilize the normal memory addresses for I/O, this is mention

Al registre, check the al-register for palindromic number

check the al-register for palindromic number

Org-proc-assemblers directive-microprocessor, ORG : Origin:- The ORG di...

ORG : Origin:- The ORG directive directs the assembler to begin the memory allotment for the specific segment, code or block from the declared  address in the ORG  statement. W

Matlab?., Hello, I just want to know how much would it cost for you to deve...

Hello, I just want to know how much would it cost for you to develop , debug and test a program in matlab to solve a system of equations with gauss elimination with partial pivotin

Overview of intel pro-pentium, Overview of Intel Pro-Pentium : The 2 c...

Overview of Intel Pro-Pentium : The 2 chief players in the PC CPU market are Motorola and Intel.  Intel has enjoyed incredible success with its processors since the early 1980

Flow chart and pseudocode, #question.flow chart for a program to find out t...

#question.flow chart for a program to find out the number of even and odd numbers from a given series of 16-bit hexadecimal numbers.

Write a mips program that reads a string from user input, Description Wr...

Description Write a MIPS program that reads a string from user input, reverse each word (defined as a sequence of English alphabetic letters or numeric digits without any punctu

PIC lights on, errorlevel -302 ;prevents error code for this...

errorlevel -302 ;prevents error code for this chipset __config 0x373A ;chip config PIC spec page 146 processor 16F877A ;chipset reset code

Can you write this Program for me please? , $NOMOD51 $NOSYMBOLS ;**********...

$NOMOD51 $NOSYMBOLS ;***************************************************************************** ; Spring 2013 Project ; ; FILE NAME : Project.ASM ; DATE : 3/30/20

Read architecture:look aside cache-microprocessor, Read Architecture : Look...

Read Architecture : Look Aside Cache In "look aside" cache architecture the main memory is located conflictingthe system interface. Both the cache main memory sees a bus cycle

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd