Instruction set of 8086-microprocessor, Assembly Language

Assignment Help:

Instruction set of 8086 :

The 8086/8088 instructions are categorized into the following major types. This section describes the function of each of the instructions with appropriate examples wherever necessary.

(i) Data Copy/Transfer Instructions: This  type of instructions are utilized to transfer data from source operand  to destination operand. All the store, load, move, exchange output and input instructions belong to this category.

(ii) Arithmetic and Logical Instructions: All the instructions performing, logical, arithmetic, decrement, increment, compares and scan instructions belong to this category.

(iii) Branch Instructions: These instructions transfer control of execution to the decided address. All the call, interrupt, jump and return instructions belong to this class.

(iv) Loop Instructions: If these instructions contain REP prefix with CX used as county register, they can be utilized to implement conditional   and unconditional   loops. The LOOPNZ, LOOP and LOOPZ instructions belong to this category. These are useful to implement different type of loop structures.

(v) Machine Control Instructions: These instructions control the machine status. HLT, WAIT LOCK and NOP, instructions belong to this class.

(vi) Flag Manipulation Instructions: All the instructions which directly affect the flag register they come under this group of instructions.  Instructions like STD, CLD, STI, CLI etc.  Belong to this category of instructions.

(vii) Shift  and  Rotate  Instructions: These  instructions  involve  the rotation and bitwise shifting in either direction with or without a count in CX.

(viii) String Instructions: These instructions involve various string manipulation operations like  move, scan, load, store ,compare,  etc. These instructions are just to be operated upon the strings.

 


Related Discussions:- Instruction set of 8086-microprocessor

Cache controller-microprocessor, Cache controller The cache controller ...

Cache controller The cache controller is the mind of the cache.  Its responsibilities include:  performing the  snarfs and snoops, updating the  TRAM  and SRAM and implementing

Program, wap proram for bthe addition of two 3*3 matrix

wap proram for bthe addition of two 3*3 matrix

Rep-string manipulation instruction-microprocessor, REP : Repeat Instructi...

REP : Repeat Instruction Prefix :- This instruction is utilized as a prefix to other instructions. The instruction in which the REP prefix is provided, is executed repetitively

8254 programmable timer-microprocessor, 8254 Programmable Timer A diagr...

8254 Programmable Timer A diagram of Intel's 8254 interval event/timer counter is given in Figure. The 8254 consists of 3 identical counting circuits, per of which has GATE and

Introduction to 80 x 86 assembly language, Using the windows32 framework, w...

Using the windows32 framework, write a complete 80x86 program for Programming Exercises 4.3 number 3, on pages 130-131 of the textbook. Follow all coding conventions mentioned in

Define word (dw)- assemblers directive-microprocessor, DW : Define Word:- ...

DW : Define Word:- The DW directive serves the same purposes as the DB directive, but now it makes the assembler  which reserves thenumber ofmemory words (16-bit) instead of by

The real time system (rts)-microprocessor, The real time System (RTS) : ...

The real time System (RTS) : Calling the clock real-time is somewhat of a misnomer because it only shows the time setting it has been given. The RTC is the other half of chip

Addsub, Using the AddSub program from Ch3 under c:\Masm615\examples as a re...

Using the AddSub program from Ch3 under c:\Masm615\examples as a reference, write a program that subtracts three 16-bit integers using only registers. Insert a call DumpRegs statem

Summation Program., Write a program to solve problem 9, Summation Program, ...

Write a program to solve problem 9, Summation Program, on page 179 of chapter 5 in the textbook (book:kip Irvine Assembly Language sixth edition)

Intel''s 8237 dma controller-microprocessor, Intel's 8237 DMA controller : ...

Intel's 8237 DMA controller : 1) The 8237 contain 4 independent I/O channels 2) It contains 27 registers, 7 of which are system-wide registers and 5 for each channel. 3)

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd