Illustrate differential phase-shift keying, Electrical Engineering

Assignment Help:

Q. Illustrate Differential phase-shift keying?

In order to eliminate the need of a local carrier, DPSK has been developed in which the receiver uses the received signal to act as its own carrier. Figure shows the functions of a DPSK system in which the leftmost product operation along with 1-bit delay is the differential encoder. The digital signal d(t) is a polar waveform of levels ±1, corresponding to binary digits 1 and 0, respectively. The output signal a(t) from the differential encoder PSK-modulates a carrier to produce the DPSK signal sDPSK(t). The product device followed by the wide-band low-pass filter acts as the coherent detector. The two inputs to the product device are obtained from the output of a filter matched to the input pulse in a single bit interval. Note that the 1-bit delayed input to the product device serves the purpose of the local oscillator for the coherent detector; that is to say, the DPSK waveform in a given bit interval serves as its own local-oscillator signal in the following bit interval.

870_Differential phase-shift keying.png

In Figure, si(t) is the signal component of the matched filter output, and sd(t)isthe signal component of the detector output. If the phases of both si(t) and si(t - Tb) are the same, sd(t) is then a positive voltage; if their phases differ by π radians, sd(t) will then be a  negative voltage. These voltages will have maximum amplitudes at the sample time at the end of the bit interval. Because the sign of the voltage at the sampler depends upon the phase relationship between si(t) and its delayed replica, and the sign of sd(t) is of the same form as d(t), the original digital bit sequence can be determined by sampling to decide the sign of the detector output. Figure illustrates an example sequence of message binary digits, modulator wave- forms in DPSK, and phase and polarity relationships as applied to DPSK message recovery.


Related Discussions:- Illustrate differential phase-shift keying

Evaluate maximum directive gain, Q. For a pyramidal-horn antenna, the maxim...

Q. For a pyramidal-horn antenna, the maximum directive gain is given by occurring when the aperture dimensions are A ∼ = √3λLandB = 0.81A. The principal-plane beam- widths

Mobile communication, #qConsider a point-to-point radio link between two hi...

#qConsider a point-to-point radio link between two highly directional antennas in a stationary environment. The antennas have antenna gains of 30 dB, distance attenuation is 150 dB

Honer, Can I have formulas for calculation of 50TN seting on 33KV overhead ...

Can I have formulas for calculation of 50TN seting on 33KV overhead line

Pneumatics, Design and draw a circuit using the cascade system to operate t...

Design and draw a circuit using the cascade system to operate two cylinders (A and B) which, on the operation of a start valve, produces the sequence A – B + B – A+. The cylinders

Explain working of public switched telephone network, Q. Explain working of...

Q. Explain working of Public Switched Telephone Network? Public Switched Telephone Network (PSTN) accommodates two kinds of subscribers: private andpublic. Subscribers to priv

Calculate the rated load current of machine, A 500 MVA, 33kv, three phase s...

A 500 MVA, 33kv, three phase steam turbine generator has a synchronous reactance of 1.6 p.u. It delivers a rated output at 0.8 power factor lagging. Calculate (a) The synchronou

Communication systems/theory, have 18 multiple choice questions i need answ...

have 18 multiple choice questions i need answered by 9am cst and will pay Need ASAP

Input output, Input output The parallelogram symbol  is used to repres...

Input output The parallelogram symbol  is used to represent the input output  process as shown  below.                 IN01H

Which stack is used in 8085, LIFO (Last In First Out) stack is used in 8085...

LIFO (Last In First Out) stack is used in 8085.In this type of Stack the last kept information can be retrieved first.

Jfet ampli?er circuit, Q. For the CS JFET ampli?er circuit of Figure, R D ...

Q. For the CS JFET ampli?er circuit of Figure, R D = 2k and R L = 3k. The JFET with ro = 15 k has a voltage gain A v1 =-4.5 when the entire source resistance is bypassed. Fin

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd