Humming , Electrical Engineering

Assignment Help:
I am getting humming noice in speaker when I connect to laptop on ac

when I put it on dc (battery) it''s dispear .

Please help

Related Discussions:- Humming

Find the voltage at the load terminal, Q. Two three-phase generators are su...

Q. Two three-phase generators are supplying to a common balanced three-phase load of 30 kW at 0.8 power factor lagging. The per-phase impedance of the lines connecting the generato

Define the perspective transformation, Define the application of CAM/CAD to...

Define the application of CAM/CAD to engineering design along with its benefits. a) A triangle is prepared by three position vectors A[2 4 1], B[4 6 1], C[2 6 1], get the reflec

Briefly explain about transients in circuits, Q. Briefly explain about Tran...

Q. Briefly explain about Transients in circuits? The total response of a system to an excitation that is suddenly applied or changed consists of the sum of the steady-state and

Line diagrams of a network-large company, i need a line diagram sample of a...

i need a line diagram sample of a large network, i need to practice how to draw and design such network

Define voltage source multiplying dac, Define Voltage Source Multiplying DA...

Define Voltage Source Multiplying DAC? Voltage source multiplying DACs use a reference voltage which is switched in or out by the digital data.  The converter is so-named becau

Explain state transition diagram, a. Explain State Transition Diagram and d...

a. Explain State Transition Diagram and define the various SDL symbols used in state transition diagram. b. Draw the signal exchange diagram for a local call used to show the se

Find the rms induced voltage, A two-pole, three-phase, 60-Hz, wye-connected...

A two-pole, three-phase, 60-Hz, wye-connected, round-rotor synchronous generator has N a = 12 turns per phase in each armature phase winding and flux per pole of 0.8Wb. Find the r

Jfet ampli?er circuit, Q. For the CS JFET ampli?er circuit of Figure, R D ...

Q. For the CS JFET ampli?er circuit of Figure, R D = 2k and R L = 3k. The JFET with ro = 15 k has a voltage gain A v1 =-4.5 when the entire source resistance is bypassed. Fin

Cro, why is delay line used in vertical deflection on systems of CRO?

why is delay line used in vertical deflection on systems of CRO?

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd