How deep does fifo require to be stop underflow or overflow, Computer Engineering

Assignment Help:

Given the subsequent FIFO and rules, how deep does the FIFO require to be to stop underflow or overflow?

RULES:

a. frequency(clk_A) = frequency(clk_B) / 4

b. period(en_B) = period(clk_A) * 100

c. duty cycle(en_B) = 25%

Suppose that clk_B = 100MHz (10ns)

By a. clk_A = 25MHz (40ns)

By b. period(en_B) = 40ns * 400 = 4000ns, but we merely output for 1000ns, because of c., so 3000ns of make possible we are doing no output work. Thus, FIFO size = 3000ns/40ns = 75 entries.

Related Discussions:- How deep does fifo require to be stop underflow or overflow

For what DMSP stands, For what DMSP stands? DMSP stans here for Dist ri...

For what DMSP stands? DMSP stans here for Dist ributed Mai l system Protocol.

How to increase simulation speed, How to increase simulation speed ...

How to increase simulation speed First figure out what is eating away your CPU cycles. Is it 1. Compile time - Use a Make file to compile only files with changes and not

What is the disadvantage of strobe method, What is the disadvantage of st...

What is the disadvantage of strobe method. The drawbacks of strobe method are that the source unit that show the transfer has no way of knowing whether the destination unit h

A switch statement , Which is more efficient, a switch statement or an if e...

Which is more efficient, a switch statement or an if else chain? Ans) The differences, if any, are likely to be small. The switch statement was designed to be efficiently impl

Explain what is high debugging?, It is helped to recure the bugs. A program...

It is helped to recure the bugs. A program has problem that time this debugging is helped to solve the bugs is simply, this is the method of the recure bugs in the programming lang

Address phase timing - computer architecture, Address phase timing: On...

Address phase timing: On the rising edge of clock 0, the initiator notes IRDY # and FRAME# both high, and GNT# low, so it drives the command, address and asserts FRAME# in tim

Memory cache hierarchy and virtual memory system, 1. Detail for each of the...

1. Detail for each of the four following MIPS instructions, which actions are being taken at each of their five steps. Do not forget to mention how and during which steps each inst

Determine the decimal equivalent of binary number, The decimal equivalent o...

The decimal equivalent of Binary number 11010 is ? Ans. 11010 = 1 X 2 4 + 1 X 2 3 + 0 X 2 2 + 1 X 2 1 = 26.

Discuss briefly subscriber loop system, Discuss briefly subscriber loop sys...

Discuss briefly subscriber loop system. Subscriber Loop System: Every subscriber in a telephone network is connected usually to the nearest switching office using a dedicated

Explain sr latch with nand gate, Explain SR Latch with NAND Gate? SR La...

Explain SR Latch with NAND Gate? SR Latch has two useful states: Set state, when output Q=1 and Q'=0. Reset state, when output Q=0 and Q'=1.Output Qand Q' are normally

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages