Addressing relationship for main memory and cache, Computer Engineering

Assignment Help:

Q. Addressing Relationship for Main Memory and Cache?

In the normal case there are 2k words in cache memory and 2n words in main memory. The n-bits memory address is splitted in two fields: k bits for index field and (n - k) bits for tag field. 

Direct mapping cache organization uses n-bit address to access main memory and k-bit index to access cache. Internal organization of the words in cache memory is as displayed in Figure below. Every word in cache comprises the data word and its associated tag. When a new word is first brought in cache the tag bits are stored alongside data bits. When CPU generates a memory request the index field is used for address to access the cache.

545_Addressing Relationship for Main Memory and Cache.png

Figure: Addressing Relationship for Main Memory and Cache

The tag field of CPU address is compared with tag in the word read from cache. If two tags match then there is a hit and desired data word is in cache. If there is not any match there is a miss and required word is read from main memory.


Related Discussions:- Addressing relationship for main memory and cache

Hard disk architecture, Hard disk Architecture: A hard disk drive ...

Hard disk Architecture: A hard disk drive having the platters and motor hub removed indicating the copper colored stator coils surrounding a bearing at the cen

Which technique is an encryption technique, Which technique is an encryptio...

Which technique is an encryption technique? Ans. Block cipher technique and also Steam cipher technique is an encryption technique.

Explain biometric systems, Explain Biometric Systems Biometrics is the ...

Explain Biometric Systems Biometrics is the science of measuring physical properties of living beings. Biometric Authentication (1) Biometric authentication is the aut

Explain non-uniform memory access model (numa), Non-Uniform Memory Access M...

Non-Uniform Memory Access Model (NUMA) In shared memory multiprocessor systems, local memories are able to be connected with every processor. The collection of all local

Adding layers to the timeline, ADDING LAYERS TO THE TIMELINE AND GIVING MOT...

ADDING LAYERS TO THE TIMELINE AND GIVING MOTION TO THE LAYER Step 1:  Choose Layer from Common toolbar after that draw a layer. Step 2:  Write the text inside Layer. Step

Describe target processor arrangements, Q. Describe target processor arrang...

Q. Describe target processor arrangements? Having seen how to describe one or more target processor arrangements we need to initiate mechanisms for distributing data arrays ove

Name the widely used language processor development tool, Name the widely u...

Name the widely used Language Processor Development Tools ( LPDTs). Widely used Language processor development tools are: Lex - A Lexical Analyzer Generator Lex assi

Length property of array , DEscribe a console application to show all the a...

DEscribe a console application to show all the arguments passed tocommand line whereas running the application. The user can pass anynumber of arguments that should be shown. Use l

What all 1's represents in 32bit ip addressing scheme, In 32bit IP Addressi...

In 32bit IP Addressing scheme all 1's represent? All 1's represent limited broadcast in 32 bit IP Addressing scheme.

Name the languages introduced in second generation, Name the languages intr...

Name the languages introduced in second  generation During  the time of  second  generation  many  high  level  programming  languages  were introduced, such as FORTRAN (1956),

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd