Addressing relationship for main memory and cache, Computer Engineering

Assignment Help:

Q. Addressing Relationship for Main Memory and Cache?

In the normal case there are 2k words in cache memory and 2n words in main memory. The n-bits memory address is splitted in two fields: k bits for index field and (n - k) bits for tag field. 

Direct mapping cache organization uses n-bit address to access main memory and k-bit index to access cache. Internal organization of the words in cache memory is as displayed in Figure below. Every word in cache comprises the data word and its associated tag. When a new word is first brought in cache the tag bits are stored alongside data bits. When CPU generates a memory request the index field is used for address to access the cache.

545_Addressing Relationship for Main Memory and Cache.png

Figure: Addressing Relationship for Main Memory and Cache

The tag field of CPU address is compared with tag in the word read from cache. If two tags match then there is a hit and desired data word is in cache. If there is not any match there is a miss and required word is read from main memory.


Related Discussions:- Addressing relationship for main memory and cache

What is recursing downwards, What is recursing downwards? And its ways. ...

What is recursing downwards? And its ways. The design process generally works top-down; you start with the higher level operations and proceed to describe lower level operation

Sap system-wide security settings, You are required to review the system-wi...

You are required to review the system-wide security settings on our SAP system. The data file RSPARAM contains an extract from the client's system. You are to produce a report (

Use of typewriters for multiple copies, Use of Typewriters for Multiple Cop...

Use of Typewriters for Multiple Copies : Offices frequently require copies of various letters and documents. The simplest method is to make the copies at the same time along with

State the structure of verilog code you follow, State the structure of Veri...

State the structure of Verilog code you follow? A good template for your Verilog file is shown below. // timescale directive tells the simulator the base units and precision

State disadvantages of object oriented analysis design, State Disadvantages...

State Disadvantages of object oriented analysis design You know that OO methods only create functional models within objects. There is no place in methodology to design a compl

What do you mean by loader, Q. What do you mean by Loader? Loader is a ...

Q. What do you mean by Loader? Loader is a program that assigns absolute addresses to program. These addresses are produced by adding the address from where program is loaded i

Differentiate the latch and flip-flop, Differentiate the latch and flip-flo...

Differentiate the latch and flip-flop? The major difference between latch and FF is which latches is level sensitive whereas FF is edge sensitive. They both need the use of clo

What is cyclomatic complexity, What is cyclomatic complexity? Cyclomati...

What is cyclomatic complexity? Cyclomatic complexity is a computer science metric (measurement) developed by Thomas McCabe used to generally calculate the complexity of a progr

What is task gantt, Task Gantt   Task Gantt shows different tasks being...

Task Gantt   Task Gantt shows different tasks being performed it implies that numerous kind of activities by set of processors connected to parallel computer as displayed in Fi

Find the responses when a computer broadcast an arp reqqest, How many respo...

How many responses does a computer expect to receive when it broadcast an ARP request? Why? An ARP (Address Resolution Protocol) request message is put in a hardware frame and

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd