Addressing relationship for main memory and cache, Computer Engineering

Assignment Help:

Q. Addressing Relationship for Main Memory and Cache?

In the normal case there are 2k words in cache memory and 2n words in main memory. The n-bits memory address is splitted in two fields: k bits for index field and (n - k) bits for tag field. 

Direct mapping cache organization uses n-bit address to access main memory and k-bit index to access cache. Internal organization of the words in cache memory is as displayed in Figure below. Every word in cache comprises the data word and its associated tag. When a new word is first brought in cache the tag bits are stored alongside data bits. When CPU generates a memory request the index field is used for address to access the cache.

545_Addressing Relationship for Main Memory and Cache.png

Figure: Addressing Relationship for Main Memory and Cache

The tag field of CPU address is compared with tag in the word read from cache. If two tags match then there is a hit and desired data word is in cache. If there is not any match there is a miss and required word is read from main memory.


Related Discussions:- Addressing relationship for main memory and cache

Read after write and write after write - data hazards, RAW  and WAW - Data ...

RAW  and WAW - Data hazards: RAW (read after write) - j tries to read a source before i writes it, hence j wrongly gets the old value .This is the most usual type of

Dfd, dfd for big bazaar

dfd for big bazaar

What is a privileged instruction, What is a privileged instruction? To ...

What is a privileged instruction? To protect the operating system of a computer from being corrupted by user programs, particular instructions can be executed only whereas the

Find out the access time of ROM using bipolar transistors, The access time ...

The access time of ROM using bipolar transistors is about ? Ans. About 1 µ sec is the access time of ROM using bipolar transistors.

How can you pass a struct by reference in e, How can you pass a struct by r...

How can you pass a struct by reference in e?   The question is phrased in a tricky way because passing by reference is the default and only possible way to pass structs in e. I

What is tri-state logic, Three Logic Levels are used and they are High, Low...

Three Logic Levels are used and they are High, Low, High impedance state. The high and low are normal logic levels & high impedance state is electrical open circuit conditions. Tri

What are advantages and disadvantages of using eeprom, What are advantages ...

What are advantages and disadvantages of using EEPROM? The benefits are that EEPROM do not have to be removed for erasure. Also it is possible to delete the cell contents selec

What is class and class diagram, What is class, class diagram? An objec...

What is class, class diagram? An object is an instance of a class. Class explains a group of objects with similar properties (attributes), behaviour (operations), kinds of rela

Explain increments and skips subsequent instruction, Q. Explain Increments ...

Q. Explain Increments and skips subsequent instruction? Increments A and skips subsequent instruction if the content of A has become 0. This is a complex instruction then requi

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd