Fault analysis, Electrical Engineering

Assignment Help:
The one line diagram of a simple three phase power system is shown in figure below. Each generator is represented by an emf behind the transient reactance. All impedances are expressed in per unit on a common 100MVA base, and for simplicity, resistances are neglected. The following assumptions are made:
a. Shunt capacitances are neglected and the system is considered on no load.
b. All generators are running at their rated voltage and rated frequency with their emf’s in phase.
Determine the fault current, the bus voltages and the line currents during the fault when a balanced three phase fault with a fault impedance of Zf = 0.16 p.u. occurs on Bus 3.

Related Discussions:- Fault analysis

Ldax load accumulator indirect instruction , LDAX  Load Accumulator Indire...

LDAX  Load Accumulator Indirect Instruction This instruction is used to copy data  from memory  location pointed by register  pair only  BC or DE  to the accumulator  HL pair

Telecommunication principles, Draw the block diagram of TDM-PCM system. Exp...

Draw the block diagram of TDM-PCM system. Explain each block. Calculate the bit rate at the output of this system

Covert analog signal into digital signal, Covert Analog Signal into Digital...

Covert Analog Signal into Digital Signal A strain gauge is used in Wheatstone Bridge configuration. The output from the Wheatstone Bridge varies from zero to a maximum strain

Explain industry standard architecture bus, Explain the term Industry Stand...

Explain the term Industry Standard Architecture Bus. The Industry Standard Architecture, bus has been approximately since the very start of the IBM-compatible personal computer

Which impurity is added in n-type-semiconductor, In n type semi conductor a...

In n type semi conductor added impurity is (A) Pentavalent.                                (B) Divalent. (C) Tetravalent.                                 (D) Trivalent.

Electrical machine, what happens when we apply DC supply to transformer pri...

what happens when we apply DC supply to transformer primary

Determine the largest crest factor, A quantizer has 130 quantum levels that...

A quantizer has 130 quantum levels that exactly span the extremes of a symmetrically ?uctuating message with step size δv = 0.04 V. Determine the following: (a) |f(t)|max.

Inference rules of explanation system, Inference Rules of Explanation syste...

Inference Rules of Explanation system How an Explanation System might work where questions like how or why are dealt with. Inference Rules use an if-statement and a then-statem

Explain the signals hold and sid, Explain the signals HOLD, READY and SID ...

Explain the signals HOLD, READY and SID HOLD indicates that a peripheral such as DMA controller is requesting the use of address bus, data bus and control bus. READY is used to

Pn junction, the depletion layer in the pn junction is caused by

the depletion layer in the pn junction is caused by

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd