Describe common-mode rejection ratio, Electrical Engineering

Assignment Help:

Q. Describe Common-Mode Rejection Ratio ?

When there is a common-mode input voltage, i.e., when the input signals are equal and greater than zero, the output voltage of an ideal op amp is zero because vd is equal to zero. In general, the common-mode input vC is defined as vp + vn/ 2; and the difference signal vd = vp -vn is to be amplified. Common-mode gain AC is defined as the ratio vo/vC when vd = 0. The common-mode rejection ratio (CMRR) is defined by A/AC, but is usually expressed in units of decibel (dB),

1486_Describe Common-Mode Rejection Ratio.png

It is typically 90 dB, i.e., A/AC ∼ = 32,000. The ideal op amp, however, has infinite CMRR. To explain further, an op amp can be considered a special type of differential amplifier. The object of a differential amplifier, which is formally presented a little later, is to amplify "differences" in voltage between the two inputs, and to be unresponsive to voltage changes that appear simultaneously on both inputs. The differential-mode input signal is the difference between vp and vn; that is to say, vd = vp - vn. The common-mode input signal is the average value of the two input signals; that is to say, vc = (v1 + v2)/2. The output voltage of the amplifier vo is given by vo = vdAd + vcAc, where Ad (called simply A previously) is the differential-mode voltage gain and Ac is the common-mode voltage gain. Under ideal conditions, Ac is equal to zero and the differential amplifier completely rejects the common-mode signals. The departure from this ideal condition is a figure of merit for a differential amplifier and is measured by CMRR, which is the ratio of Ad to Ac. CMRR can thus be seen as a measure of an amplifier's ability to distinguish between differential-mode and common-mode signals. One of the practical advantages of a differential amplifier is its rejection of unwanted signals or noise.


Related Discussions:- Describe common-mode rejection ratio

For parity flag , For Parity Flag  CPRE (Call  on parity even) and C...

For Parity Flag  CPRE (Call  on parity even) and CPO (Call or parity  Odd) Instruction CPE calls the subroutine  from the  specified  memory  location if parity  flag is

Electrical machine, Design a suitable double –layer lap winding for a 6-pol...

Design a suitable double –layer lap winding for a 6-pole dc armature with 18 slots and two coil sides per slot. Give values of front-pitch, brack–pitch and commutator pitch. Draw t

Open-circuit and load characteristics of generator, Q. Open-circuit and loa...

Q. Open-circuit and load characteristics of generator? The open-circuit and load characteristics of a separately excited dc generator, along with its schematic diagram of conne

Balanced score card and key performance indicators, Balanced Score Card and...

Balanced Score Card and Key Performance Indicators Every successful organization measures its performance across the subsequent parameters, for dissemination to all stakeholde

Determine about the wireless technology, Determine about the Wireless techn...

Determine about the Wireless technology Wireless technology (WiFi) enables connection of a computer to Internet without the need for connecting cables. A router (comprising a m

Sketch voltage and the energy stored in the capacitor, Q. Considering the c...

Q. Considering the circuit shown in Figure, sketch v(t) and the energy stored in the capacitor as a function of time.

Define intermodal dispersion, Define intermodal dispersion? Dispersion...

Define intermodal dispersion? Dispersion of the transmitted optical signal causes distortion for both digital and analog transmitted signal. The dispersion causes broadening o

Dc charging and discharging circuit, The circuit shown below is a DC chargi...

The circuit shown below is a DC charging and discharging circuit. a.  At t = 0 sec, switch S1 is thrown to position 1 ("pos1"). Write the mathematical expressions for and .

Determine the fault current and the bus voltages, The one line diagram of a...

The one line diagram of a simple three-bus power system is shown in the figure below.  Each generator is represented by an emf behind the transient reactance.  All impedances are e

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd