Describe common-mode rejection ratio, Electrical Engineering

Assignment Help:

Q. Describe Common-Mode Rejection Ratio ?

When there is a common-mode input voltage, i.e., when the input signals are equal and greater than zero, the output voltage of an ideal op amp is zero because vd is equal to zero. In general, the common-mode input vC is defined as vp + vn/ 2; and the difference signal vd = vp -vn is to be amplified. Common-mode gain AC is defined as the ratio vo/vC when vd = 0. The common-mode rejection ratio (CMRR) is defined by A/AC, but is usually expressed in units of decibel (dB),

1486_Describe Common-Mode Rejection Ratio.png

It is typically 90 dB, i.e., A/AC ∼ = 32,000. The ideal op amp, however, has infinite CMRR. To explain further, an op amp can be considered a special type of differential amplifier. The object of a differential amplifier, which is formally presented a little later, is to amplify "differences" in voltage between the two inputs, and to be unresponsive to voltage changes that appear simultaneously on both inputs. The differential-mode input signal is the difference between vp and vn; that is to say, vd = vp - vn. The common-mode input signal is the average value of the two input signals; that is to say, vc = (v1 + v2)/2. The output voltage of the amplifier vo is given by vo = vdAd + vcAc, where Ad (called simply A previously) is the differential-mode voltage gain and Ac is the common-mode voltage gain. Under ideal conditions, Ac is equal to zero and the differential amplifier completely rejects the common-mode signals. The departure from this ideal condition is a figure of merit for a differential amplifier and is measured by CMRR, which is the ratio of Ad to Ac. CMRR can thus be seen as a measure of an amplifier's ability to distinguish between differential-mode and common-mode signals. One of the practical advantages of a differential amplifier is its rejection of unwanted signals or noise.


Related Discussions:- Describe common-mode rejection ratio

Zero flag - registers , Zero Flag - Registers If the  result of any  a...

Zero Flag - Registers If the  result of any  arithmetical  or logical  operation in the accumulator  is zero i ,e  all the bits  of accumulator  ( with  some exceptions )  are

Thyristor - power semiconductor devices , Thyristor The name thyristor...

Thyristor The name thyristor  is derived bya  combination of the  capital  letters from  thyratron and  translstor. This means that thyristor is a solid  state device like  a

What do you mean by ruled surface, a) Define the surface of revolution? ...

a) Define the surface of revolution? b) What do you mean by ruled surface?

Explain the working of an npn transistor, Explain the working of an npn tra...

Explain the working of an npn transistor. Working of npn transistor: In an npn transistor is demonstrated in the figure. The emitter base junction is forward biased whereas

Get bode plots of magnitude and phase of transfer function, Develop a PSpic...

Develop a PSpice program and use PROBE to obtain Bode plots of the magnitude and phase of the transfer function ¯V out / ¯V in for the high-pass ?lter circuit shown in Figure (a)

Fiind the magnitudes of the line-to-line voltages, Q. A single-line diagram...

Q. A single-line diagram of a three-phase transformer bank connected to a load is given in Figure. Find the magnitudes of the line-to-line voltages, line currents, phase voltages,

What are the basic modes of operation of 8255, What are the basic modes of ...

What are the basic modes of operation of 8255? There are two basic modes of operation of 8255, viz. 1. I/O mode. 3. BSR mode. In I/O mode, the 8255 ports work as progr

Draw the impedance diagram of the system, The one line diagram of a simple ...

The one line diagram of a simple power system is shown below.  The data of the system are given in the table below.  (a) Draw the impedance diagram of the system and mark all im

Obtain plots by using probe, Q. A dc source is connected to a series RLC ci...

Q. A dc source is connected to a series RLC circuit by a switch that closes at t = 0, as shown in Figure, with initial conditions. For the values of R = 20, 40, and 80 , solve for

Realization of digital filter design, why we are going to realization of di...

why we are going to realization of digital filter after finding the H(z).

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd