Explain thevenin''s theorem procedure, Electrical Engineering

Assignment Help:

Thevenin's theorem procedure:
 
1.  Open circuit RL and find Thevenin's voltage (VTH).

2.  Find Thevenin's resistance (RTH) when voltage source is short circuit or current source is open circuit and RL is open circuit.

3.  Draw the Thevenin's equivalent circuit with the value of VTH and RTH. Find the IL which current flow through the RL.


Related Discussions:- Explain thevenin''s theorem procedure

Bonding forces and energy bands in solids, Bonding Forces and Energy Bands ...

Bonding Forces and Energy Bands in Solids Electrons are controlled to sets of discrete energy levels in atoms, with large gaps among them in which no energy state is obta

What is meant by a bus, A bus is a collection of conducting lines that carr...

A bus is a collection of conducting lines that carrier's data, address, & control signals. A bus is two or many wire communication technique. A bus which communicate among two

Common emitter configuration, Common emitter configuration: even in co...

Common emitter configuration: even in common emitter configuration current relation is like is same like common bias configuration. For common emitter configuration output cha

Superposition, advantages and disadvantaages of superposition

advantages and disadvantaages of superposition

ELECTRO MAGNETIC INDUCTION, If aluminium and copper pipes are of same lengt...

If aluminium and copper pipes are of same length and diameter ... same magnet dropped through them...in copper it takes more time to come out of other end, i myself have done this.

Shunt capacitors, Shunt Capacitors Line losses owing to poor PF can be...

Shunt Capacitors Line losses owing to poor PF can be decreased through improving the PF. Overall improvement in the operating condition can be brought about through reducing t

Show quantization error, Quantization Error Sampling followed by quanti...

Quantization Error Sampling followed by quantization is equivalent to quantization followed by sampling. Figure illustrates a message signal f (t) and its quantized version den

Various steps in designing the counter, Design a mod-15 counter. Explain th...

Design a mod-15 counter. Explain the various steps in designing the counter

Schematic symbols, Schematic Symbols The junction gate field-effect t...

Schematic Symbols The junction gate field-effect transistor or JFET gate is sometimes drawn in the middle of the channel (in place of at the drain or source electrode as in t

Opimization, I want to know latest optimization technique and algorithm for...

I want to know latest optimization technique and algorithm for modal reduction and pid controller design

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd