Differentiate between linear and matrix addressing modes, Computer Engineering

Assignment Help:

Differentiate between linear addressing and matrix addressing modes with examples.

Ans:

Linear Addressing: Addressing is the procedure of selecting one of the cells in a memory to be written in or to be read from. So as to facilitate selection, memories are usually arranged by placing cells in Matrix form or in linear form.

Linear Addressing Mode: A single column which has n rows and 1 column (as like the 16X1 array of cells) demonstrated in fig.(a) is frequently termed as Linear Addressing. Selection of a cell simply implies selection of the corresponding row and the column is utilized.

1333_Linear Addressing Mode.png

Fig. (a) Linear Addressing Mode

Matrix Addressing Mode: The arrangement which needs the fewest address lines is a square array of n rows and n columns for a whole memory capacity of n x n = n2 cells. Such arrangement of n rows and n columns is commonly referred to as Matrix Addressing that is demonstrated in fig.(b).

1201_Matrix Addressing Mode.png

Fig.(b) Matrix Addressing Mode


Related Discussions:- Differentiate between linear and matrix addressing modes

What is software interrupt, What is software interrupt?   A software in...

What is software interrupt?   A software interrupt is initiated by implementing an instruction.  Software interrupt is a special call instruction that behaves like an interrupt

What is a fifo, What is a FIFO? FIFO is otherwise known as 'named pipes...

What is a FIFO? FIFO is otherwise known as 'named pipes'. FIFO (first-in-first-out) is a particular file which is said to be data transient. Once data is read from named pipe,

What are drawbacks of electronic data interchange processes, What are the d...

What are the drawbacks of Electronic Data Interchange processes? Disadvantages of EDI processes are given below: 1. The X12 standard is so huge and general 2. Electron

Component fulfil this requirement, A component has the time to failure dist...

A component has the time to failure distribution that is modelled as the Weibull distribution with shape parameter 3 and scale parameter of 36 months. This component is planned to

What decision has the highest expected value, The Prisoner's Dilemma is a w...

The Prisoner's Dilemma is a well-known problem in game theory. Two thieves are arrested and held in custody separately. The police offer each the same deal. Inform on your partn

Make your simulation run faster, Ameliorating the mechanical delays of seek...

Ameliorating the mechanical delays of seeks and rottion are usually regardeed as major aspects of device drivers for disks. The simplest way for a disk device driver to service dis

State the various security tools, State the various Security Tools Sec...

State the various Security Tools Securing an Intranet is not a simple task. Just as articles in a house are protected by use of various types of security systems such as lock

What is the difference among thread and process, Thread is a least unit of ...

Thread is a least unit of process. In process have one or more thread.

Illustrate organisation of dram chip, Q. Illustrate Organisation of DRAM Ch...

Q. Illustrate Organisation of DRAM Chip? The given figure is a typical organisation of 16 mega bit DRAM. It displays a typical organisation of 2048 × 2048 × 4 bit DRAM chip. Me

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd