Determine the voltage at the load terminals, Electrical Engineering

Assignment Help:

Two single-phase 60-Hz sinusoidal-source generators (with negligible internal impedances) are supplying to a common load of 10 kW at 0.8 power factor lagging. The impedance of the feeder connecting the generator G1 to the load is 1.4 + j1.6 , whereas that of the feeder connecting the generator G2 to the load is 0.8 + j1.0 . If the generator G1, operating at a terminal voltage of 462 V (rms), supplies 5 kW at 0.8 power factor lagging, determine:

(a) The voltage at the load terminals;

(b) The terminal voltage of generator G2; and

(c) The real power and the reactive power output of the generator G2.


Related Discussions:- Determine the voltage at the load terminals

What are the major systems of a telecommunication network, Q. What do you u...

Q. What do you understand by major systems of a telecommunication network? Explain in detail the subscriber loop systems. Ans: Major systems of any telecommunication netw

Linear and position invariant, Q. Linear and position invariant? Assume...

Q. Linear and position invariant? Assume that the model illustrated below is linear and position invariant. Also the noise and the image are uncorrelated. Show that the powe

Types of cells and batteries, Types of cells and batteries are:- a.  C...

Types of cells and batteries are:- a.  Carbon-zinc cell b. Nickel-cadmium cell c.  Alkaline celld.  d.  Edison cell e.  Mercury cell

Digital frequency meter, Q. Explain digital frequency meter. or E...

Q. Explain digital frequency meter. or Explain principle of digital frequency meter and discuss utility of time base selector with suitable diagrams. Sol. Digital Fr

Input resistance of an ideal op amp, Q. The input resistance of an ideal op...

Q. The input resistance of an ideal op amp with no feedback is infinite. Investigate the input resistance of an op amp with a feedback resistance RF: (a) When there is no resist

In given block diagram find geq, Q. Show that the block diagram of Figure c...

Q. Show that the block diagram of Figure can be reduced to the form of Figure. Find G eq (s) and H eq (s).

Explain amplitude-shift keying, Q. Explain Amplitude-shift keying? A ca...

Q. Explain Amplitude-shift keying? A carrier's amplitude is keyed between two levels (binary 1 and 0) in binary ASK. Figure shows the functions of a coherent ASK communication

Explain the construction of jfet, Q. Explain the construction of JFET? ...

Q. Explain the construction of JFET? The basic construction of the p-channel JFET is shown in figure. The major part of the structure is the p-type material that forms the chan

Analysis of aspects of design for excellence, We commissioned a 'bad practi...

We commissioned a 'bad practice exemplar' by asking Plexus to modify a good design (provided by Valor) to demonstrate the most likely kinds of faults in each of the areas Design fo

What do you mean by conditional selection, Q. What do you mean by Condition...

Q. What do you mean by Conditional selection? Conditional selection: When a marker is instructed to create a connection from a given incoming trunk to a given outgoing trunk, t

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd