Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Two single-phase 60-Hz sinusoidal-source generators (with negligible internal impedances) are supplying to a common load of 10 kW at 0.8 power factor lagging. The impedance of the feeder connecting the generator G1 to the load is 1.4 + j1.6 , whereas that of the feeder connecting the generator G2 to the load is 0.8 + j1.0 . If the generator G1, operating at a terminal voltage of 462 V (rms), supplies 5 kW at 0.8 power factor lagging, determine:
(a) The voltage at the load terminals;
(b) The terminal voltage of generator G2; and
(c) The real power and the reactive power output of the generator G2.
Explain the TEST instruction. TEST: The TEST instruction executes the AND operation. The difference is as the AND instruction changes the destination operand, whereas the TEST
Q. A 60-Hz, 440-V, three-phase system feeds two balanced wye-connected loads in parallel. One load has a per-phase impedance of 8 + j3 and the other 4 - j1 . Compute the real po
Regenerative Braking Control In this methods motor behaves like a generator and the kinetic energy of the motor and connected load is returned to the supply. If means
Describe the basic process of Spark Erosion (Electric Discharge) machining? Discuss the advantages of EDM as compared to other nontraditional procedures with regard to : (i)
what are measuring devices?
I need help designing a BJT amplifier with that meets the following parameters: voltage gain greater than 300, Ic(Vce=0)=2uA, Vcc=20V.
Matlab assignment
The armature of a d.c. machine has a resistance of 0.3 and is connected to a 200V supply. Calculate the e.m.f. generated when it is running (a) as a generator giving 80A (b) as a
E l e c t r ons and Holes For T> 0 K, there would be some electrons in the otherwise empty conduction band, and some empty states in the otherwise filled valence ban
design SR latch with universal logic gates.draw and explain the logic diagrams
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd