Design the synchronous sequential circuit for state diagram, Electrical Engineering

Assignment Help:

Design the Synchronous Sequential Circuit for State Diagram

Illustration: - We wish to design the synchronous sequential circuit whose state diagram

1409_design the synchronous sequential circuit.png


The kind of flip-flop to be use is J-K.

Since the state diagram we can generate the state table

1170_design the synchronous sequential circuit 1.png

Excitation table for JK flip-flop

1233_design the synchronous sequential circuit 2.png

Excitation table of the circuit

1348_design the synchronous sequential circuit 3.png

In the first row of Table we have the transition for flip-flop Q0 from 0 in the present state to 0 in the next state. In Table 10 we find that the transition of states from 0 to 0 requires that input J = 0 and input K = X. Thus 0 and X are copied in the first row under J0 and K0 respectively. Ever since the first row also shows a transition for the flip-flop Q1 from 0 in the present state to 0 in the next state 0 and X are copied in the first row under J1 and K1 and this process is continued for each row of the table and for each flip-flop.

The simplified Boolean functions for a combinational circuit can now be derived. The input variables are Q0, Q1, and x and the output is the variables J0, K0, J1 and K1 and the information from the truth table is plotted on the Karnaugh maps.


Related Discussions:- Design the synchronous sequential circuit for state diagram

MUX, Is it used to replace the basic gates ?

Is it used to replace the basic gates ?

Resistors, Difference between linear and non-linear resistors

Difference between linear and non-linear resistors

Illustrate signal attenuation, Q. Illustrate Signal attenuation? Signal...

Q. Illustrate Signal attenuation? Signal attenuation in many channels can be offset by using amplifiers to boost the signal level during transmission. However, the amplifier al

Demultiplexer, How can i build 1-16 DEMUX using 1-8 DEMUX with logic gates ...

How can i build 1-16 DEMUX using 1-8 DEMUX with logic gates only ?

Explain sahf instructions in 8086 family, Explain SAHF instructions in 80...

Explain SAHF instructions in 8086 family with example and their effect on flag. SAHF: Store AH register in flag register, this is an instruction utilized to store the data i

Explain junction transistors (npn and pnp), Explain junction transistors (n...

Explain junction transistors (npn and pnp). Junction Transistor: This transistor consists of two p-n junctions combined in one crystal as demonstrated in figure below.

Solve for the time-domain forced response of the resultant, Consider an RLC...

Consider an RLC series circuit excited by v(t) = V m cos ωt in the time domain. By using superposition, solve for the time-domain forced response of the resultant current through

Dc machince, what ''s part of dcmotor or dc generator

what ''s part of dcmotor or dc generator

Evaluate phase difference between voltage and current, Evaluate Phase diffe...

Evaluate Phase difference between voltage and current: An inductive coil of reactance 15.7 Ω and resistance 32 Ω is connected in series with a capacitor of reactance 79.5 Ω. T

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd