Design the synchronous sequential circuit for state diagram, Electrical Engineering

Assignment Help:

Design the Synchronous Sequential Circuit for State Diagram

Illustration: - We wish to design the synchronous sequential circuit whose state diagram

1409_design the synchronous sequential circuit.png


The kind of flip-flop to be use is J-K.

Since the state diagram we can generate the state table

1170_design the synchronous sequential circuit 1.png

Excitation table for JK flip-flop

1233_design the synchronous sequential circuit 2.png

Excitation table of the circuit

1348_design the synchronous sequential circuit 3.png

In the first row of Table we have the transition for flip-flop Q0 from 0 in the present state to 0 in the next state. In Table 10 we find that the transition of states from 0 to 0 requires that input J = 0 and input K = X. Thus 0 and X are copied in the first row under J0 and K0 respectively. Ever since the first row also shows a transition for the flip-flop Q1 from 0 in the present state to 0 in the next state 0 and X are copied in the first row under J1 and K1 and this process is continued for each row of the table and for each flip-flop.

The simplified Boolean functions for a combinational circuit can now be derived. The input variables are Q0, Q1, and x and the output is the variables J0, K0, J1 and K1 and the information from the truth table is plotted on the Karnaugh maps.


Related Discussions:- Design the synchronous sequential circuit for state diagram

What is centralized spc, Q. What is centralized SPC? In centralized con...

Q. What is centralized SPC? In centralized control, all control equipment is replaced by a single processor which should be quite powerful. It should be capable of processing 1

Current flow if 0.45 coulombs is to be transferred in 5 ms, What current m...

What current must flow if 0.45 coulombs is to be transferred in 5 ms? Quantity of electricity, Q = It, then:

Emi, what is direct reading probe

what is direct reading probe

Wireless and communication, With a maximum excess delay of and a chip durat...

With a maximum excess delay of and a chip duration of , the multipath components fall in delay bins. This means that we experience leakage of energy between chips and the channel i

Power of the signal transmitted by powerful cell phones, What is the power ...

What is the power of the signal transmitted by powerful cell phones? Ans) The powerful cell phones can transfer a signal of 3 watts.

Process of amplitude modulation, Q. Process of Amplitude Modulation? In...

Q. Process of Amplitude Modulation? In AM the message signal is impressed on the amplitude of the carrier signal. There are several different ways of amplitude modulating the c

Machines 1, diagram of armeture reaction

diagram of armeture reaction

Sketch the output waveform for the synchronous counter, Q. Consider a serie...

Q. Consider a series-carry synchronous counter with T flip-flops shown in Figure in which the AND gates carry forward the transitions of the flip-flops, thereby improving the speed

Determine the transformer winding currents, Q. Three single-phase 100-kVA, ...

Q. Three single-phase 100-kVA, 2400:240-V, 60-Hz transformers (each ofwhich has an equivalent series impedance of 0.045+j0.16 referred to its low-voltage side) are connected to fo

3-phase 180 degree mode vsi , 3-phase 180 0 mode VSI In 1800 mode VSI...

3-phase 180 0 mode VSI In 1800 mode VSI  each thyristor  conduct  for 1800 and two  thyristor  are fired  at 600 interval. For  example  if thyristor  T1  is fired at 00 then

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd