Design a bcd to seven segment decoder, Computer Engineering

Assignment Help:

Design a BCD to seven segment decoder that accepts a decimal digit in BCS and generates the appropriate output for segments in display indicator.

Ans:

BCD-TO-seven-Segment Decoder: A digital display which consists of seven LED segments is commonly utilized to display decimal numerals in digital systems. Various familiar illustrations are electronic calculators and watches where one 7-segment display device is utilized for displaying one numeral 0 through 9. To use this display device, the data has to be converted by some binary code to the code essential for the display. Frequently the binary code utilized is Natural BCD. Fig.(a) demonstrates the display device. Fig.(b) demonstrates the segments that should be illuminated for each of the numerals and Fig.(c) provides the display system.

144_BCD to seven segment decoder.png

                                  Fig.(a)                                                   Fig.(b)

1346_Design a BCD to seven segment decoder.png

Fig.(c)

Table 1 provides the truth table of BCD-to-7-segment Decoder. Now there ABCD is the Natural BCD code for numerals 0 throughout 9. The K-maps for all of the outputs a through g are specified in Fig.(d), (f),(h),(j),(l),(n),(p). The whole in the K-map corresponding to 6 binary combinations not utilized in the truth table are X -don't care.

Decimal      Digit

Displayed

 

Inputs

 

 

 

 

 

Outputs

 

 

 

 

A

B

C

D

a

b

c

d

e

f

g

0

0

0

0

0

1

1

1

1

1

1

0

1

0

0

0

1

0

1

1

0

0

0

0

2

0

0

1

0

1

1

0

1

1

0

1

3

0

0

1

1

1

1

1

1

0

0

1

4

0

1

0

0

0

1

1

0

0

1

1

5

0

1

0

1

1

0

1

1

0

1

1

6

0

1

1

0

0

0

1

1

1

1

1

7

0

1

1

1

1

1

1

0

0

0

0

8

1

0

0

0

1

1

1

1

1

1

1

9

1

0

0

1

1

1

1

0

0

1

1

Tableno.1 Truth Table of BCD-to-7 Segment Decoder

(i) K-map and Logic Diagram for Digital Output 'a':

1603_Logic Diagram for Output a.png

For the Fig.(d) the simplified expressions is given by a =  B‾ D‾  + BD + CD + A and the logic diagram is demonstrated in Fig.(e)

648_Logic Diagram for Output e.png

Fig.(e) Logic Diagram for Output 'a'

(ii) K-map and Logic Diagram for Digital Output 'b':

1015_Logic Diagram for Output f.png

For the Fig.(f) the simplified expressions is specified by b =  B‾ +  C‾D‾  + CD and the logic diagram is demonstrated in Fig.(g)

1964_Logic Diagram for Output b.png

Fig.(g) Logic Diagram for Output 'b'

(iii) K-map and Logic Diagram for Digital Output 'c':

 

761_K-map and Logic Diagram for Digital Output.png

For the Fig.(h) the simplified expressions is specified by c = B + C‾ + D and the logic diagram is demonstrated in Fig.(i)

2216_logic diagram is demonstrated in i.png

Fig.(i) Logic Diagram for Output ' c '

(iv) K-map and Logic Diagram for Digital Output'd':

747_K-map and Logic Diagram for Digital Output d.png

The simplified expressions for the Fig.(j) is given by

d = B‾D‾ + CD‾ + B‾C +BC‾D and the logic diagram is demonstrated in Fig.(k)

70_Logic Diagram for Output d.png

Fig.(k) Logic Diagram for Output ' d '

(v) K-map and Logic Diagram for Digital Output 'e':

1180_K-map and Logic Diagram for Digital Output e.png

For the Fig.(l) the simplified expressions is specified by e =  B‾D‾  + CD‾  and the logic diagram is demonstrated in Fig.(m)

1466_Logic Diagram for Output m.png

Fig.(m) Logic Diagram for Output 'e'

 (vi) K-map and Logic Diagram for Digital Output 'f':

451_K-map and Logic Diagram for Digital Output f.png

For the Fig.(n) the simplified expressions is specified by f = A + C‾ D‾  + BC‾  +BD‾  and the logic diagram is demonstrated in Fig.(o)

1170_Logic Diagram for Output n.png

Fig.(o) Logic Diagram for Output ' f'

(vii) K-map and Logic Diagram for Digital Output 'g':

 

936_K-map and Logic Diagram for Digital Output b.png

For the Fig.(p) the simplified expressions is specified by g = A + BC‾ + B‾C+ CD‾  and the logic diagram is demonstrated in fig.(q).

743_Logic Diagram for Output 1.png

Fig.(q) Logic Diagram for Output ' g '


Related Discussions:- Design a bcd to seven segment decoder

What is arithmetic and logic unit, What is Arithmetic and Logic Unit Ar...

What is Arithmetic and Logic Unit Arithmetic and Logic Unit: The ALU is the 'core' of any processor. It implements all arithmetic operations (addition, multiplication, subtract

Explain direct addressing mode with example, Q. Explain Direct Addressing M...

Q. Explain Direct Addressing Mode with example? Direct Addressing Mode A direct operand signifies to contents of memory at an address referred by the name of the variable.

Memory that can be used in a 16-bit computer, What is the maximum size of t...

What is the maximum size of the memory that can be used in a 16-bit computer and 32 bit computer? The maximum size of the memory that can be used in a 16-bit computer is 2 memo

Define pvm library functions, Q. Define pvm library functions? int...

Q. Define pvm library functions? int info = pvm_freebuf( int bufid ) organizes of a message buffer. bufid message buffer identifier.  int pvm_getsbuf( void

Convert the decimal to hexadecimal equivalent number, Convert the decimal n...

Convert the decimal number 45678 to its hexadecimal equivalent number. Ans: (45678) 10 =(B26E) 16 (45678) 10 =(B26E) 16

Eliminating hazards - computer architecture, Eliminating hazards of pipeli...

Eliminating hazards of pipeline -  computer architecture: We can delegate the work of eliminating data dependencies to the compiler, which can fill up in suitable number of NO

Evaluate an interactive product using suitable techniques, This assignment ...

This assignment is based around two UK websites. In order to avoid difficulties such as the websites changing, or disappearing, we have downloaded these websites and you can find t

Why floating point numbe process than integer, Why floating point number mo...

Why floating point number more difficult to represent and process than integer? In floating point numbers we have to show any number in three fields sign, exponent and mantissa

.., consider an open circuit pn junction.sketch curves as a function of dis...

consider an open circuit pn junction.sketch curves as a function of distance across the junction of space charge ,electric field and potential

What is synchronous reset, What is Synchronous reset? Synchronous reset...

What is Synchronous reset? Synchronous reset: Synchronous reset logic will synthesize to smaller flip-flops, mainly when the reset is gated along with the logic generating t

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd