Design a bcd to seven segment decoder, Computer Engineering

Assignment Help:

Design a BCD to seven segment decoder that accepts a decimal digit in BCS and generates the appropriate output for segments in display indicator.

Ans:

BCD-TO-seven-Segment Decoder: A digital display which consists of seven LED segments is commonly utilized to display decimal numerals in digital systems. Various familiar illustrations are electronic calculators and watches where one 7-segment display device is utilized for displaying one numeral 0 through 9. To use this display device, the data has to be converted by some binary code to the code essential for the display. Frequently the binary code utilized is Natural BCD. Fig.(a) demonstrates the display device. Fig.(b) demonstrates the segments that should be illuminated for each of the numerals and Fig.(c) provides the display system.

144_BCD to seven segment decoder.png

                                  Fig.(a)                                                   Fig.(b)

1346_Design a BCD to seven segment decoder.png

Fig.(c)

Table 1 provides the truth table of BCD-to-7-segment Decoder. Now there ABCD is the Natural BCD code for numerals 0 throughout 9. The K-maps for all of the outputs a through g are specified in Fig.(d), (f),(h),(j),(l),(n),(p). The whole in the K-map corresponding to 6 binary combinations not utilized in the truth table are X -don't care.

Decimal      Digit

Displayed

 

Inputs

 

 

 

 

 

Outputs

 

 

 

 

A

B

C

D

a

b

c

d

e

f

g

0

0

0

0

0

1

1

1

1

1

1

0

1

0

0

0

1

0

1

1

0

0

0

0

2

0

0

1

0

1

1

0

1

1

0

1

3

0

0

1

1

1

1

1

1

0

0

1

4

0

1

0

0

0

1

1

0

0

1

1

5

0

1

0

1

1

0

1

1

0

1

1

6

0

1

1

0

0

0

1

1

1

1

1

7

0

1

1

1

1

1

1

0

0

0

0

8

1

0

0

0

1

1

1

1

1

1

1

9

1

0

0

1

1

1

1

0

0

1

1

Tableno.1 Truth Table of BCD-to-7 Segment Decoder

(i) K-map and Logic Diagram for Digital Output 'a':

1603_Logic Diagram for Output a.png

For the Fig.(d) the simplified expressions is given by a =  B‾ D‾  + BD + CD + A and the logic diagram is demonstrated in Fig.(e)

648_Logic Diagram for Output e.png

Fig.(e) Logic Diagram for Output 'a'

(ii) K-map and Logic Diagram for Digital Output 'b':

1015_Logic Diagram for Output f.png

For the Fig.(f) the simplified expressions is specified by b =  B‾ +  C‾D‾  + CD and the logic diagram is demonstrated in Fig.(g)

1964_Logic Diagram for Output b.png

Fig.(g) Logic Diagram for Output 'b'

(iii) K-map and Logic Diagram for Digital Output 'c':

 

761_K-map and Logic Diagram for Digital Output.png

For the Fig.(h) the simplified expressions is specified by c = B + C‾ + D and the logic diagram is demonstrated in Fig.(i)

2216_logic diagram is demonstrated in i.png

Fig.(i) Logic Diagram for Output ' c '

(iv) K-map and Logic Diagram for Digital Output'd':

747_K-map and Logic Diagram for Digital Output d.png

The simplified expressions for the Fig.(j) is given by

d = B‾D‾ + CD‾ + B‾C +BC‾D and the logic diagram is demonstrated in Fig.(k)

70_Logic Diagram for Output d.png

Fig.(k) Logic Diagram for Output ' d '

(v) K-map and Logic Diagram for Digital Output 'e':

1180_K-map and Logic Diagram for Digital Output e.png

For the Fig.(l) the simplified expressions is specified by e =  B‾D‾  + CD‾  and the logic diagram is demonstrated in Fig.(m)

1466_Logic Diagram for Output m.png

Fig.(m) Logic Diagram for Output 'e'

 (vi) K-map and Logic Diagram for Digital Output 'f':

451_K-map and Logic Diagram for Digital Output f.png

For the Fig.(n) the simplified expressions is specified by f = A + C‾ D‾  + BC‾  +BD‾  and the logic diagram is demonstrated in Fig.(o)

1170_Logic Diagram for Output n.png

Fig.(o) Logic Diagram for Output ' f'

(vii) K-map and Logic Diagram for Digital Output 'g':

 

936_K-map and Logic Diagram for Digital Output b.png

For the Fig.(p) the simplified expressions is specified by g = A + BC‾ + B‾C+ CD‾  and the logic diagram is demonstrated in fig.(q).

743_Logic Diagram for Output 1.png

Fig.(q) Logic Diagram for Output ' g '


Related Discussions:- Design a bcd to seven segment decoder

Determine the binary equivalent of hexadecimal FA, The binary equivalent of...

The binary equivalent of (FA) 16   is ? Ans. (FA) 16 = (11111010) 10

Determine 8-input multiplexer IC in the TTL family, The commercially availa...

The commercially available 8-input multiplexer integrated circuit in the TTL family is ? Ans. In TTL, MUX integrated circuit is 74153.

Targeting for new business, Assume you own your own small party supply and ...

Assume you own your own small party supply and rental business. You keep an Excel list of potential customers and clients who have rented or purchased from you in the past 2 years.

Explain dos function call with one illustration, Explain DOS function call ...

Explain DOS function call with one illustration DOS function call In order to use DOS function calls, always place function number into register AH and load all other re

Displaying a number, Displaying a number Supposing that two digit num...

Displaying a number Supposing that two digit number 59 is stored as number 5 in BH and number 9 in BL to convert them to equivalent ASCII we will add "0" to each one of them.

Illustrate about object oriented development, Illustrate about object orien...

Illustrate about object oriented development object oriented development is not direct way of system development as in this approach a holistic view of application domain is co

What is centralized spc, What is centralized SPC, what are its modes of ope...

What is centralized SPC, what are its modes of operation? In this centralized control, all the control equipment is replaced through a single processor that must be quite power

What is random access memory, Q. What is Random Access Memory? We will ...

Q. What is Random Access Memory? We will discuss RAM as an example of sequential circuit. A memory unit is a collection of storage cells or flip flops along with associated cir

Cisc approach - cisc architecture, CISC Approach - CISC architecture: ...

CISC Approach - CISC architecture: The main goal of CISC architecture is to finish a task in as few lines of assembly as possible as. This is gain by building processor hardwa

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd