Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Design a BCD to excess 3 code converter using minimum number of NAND gates.
Hint: use k map techniques.
Ans. Firstly we make the truth table:
BCD no
A B C D
EXCESS-3 NO
W X Y Z
0 0 0 0
0 0 1 1
0 0 0 1
0 1 0 0
0 0 1 0
0 1 0 1
0 1 1 0
0 1 1 1
1 0 0 0
1 0 0 1
1 0 1 0
1 0 1 1
1 1 0 0
After that by using K maps we can get simplified functions for w, x, y, z shown below as:
NAND gate implementation for simplified function
W = BD + AD + AB' + BCThrough complementing twice we findW = ((BD + AD + AB' + BC)')'
= ((BD)' . (AD)' . (AB')' . (BC)')' X = BC'D + B'D + B'C
Through complementing twice we findX = BC'D + B'D + B'C
= ((BC'D)' . (B'D)' . (B'C)')'
Y = C'D' + CD
= ((C'D')' + (CD)')'
Z = D'
Logic diagram for BCD to excess 3 code converter using minimum number of NAND gates
Explain the working of Dynamic RAM? A plain piece of hardware called a DRAM controller can be used to make DRAM behave more like SRAM and the job of the DRAM controller is to p
Define Refresh Circuits? It is a circuit which make sure that the contents of a DRAM are maintained when every row of cells are accessed periodically.
Fetching a word from memory: CPU transfers the address of the needed information word to the memory address register (MAR). Address of the needed word is transferred to the pr
c-program for the minimum total number of shelves
Assembly directives and pseudo-ops: Assembly directives are which instructions that executed by the assembler at assembly time, not by the CPU at run time. They can build the
What is the basic approach of page replacement? If no frame is free is available, find one that is not currently being used and free it. A frame can be freed by writing its co
Determine the Framed data including a parity bit For illustration when even parity is chosen, parity bit is transmitted with a value of 0 if the number of preceding
Q. Describe about Remote-load Latency Problem? When one processor requires some remote loading of data from other nodes then processor has to wait for these two remote load ope
Arithmetic Pipeline The complex arithmetic operations like floating point and multiplication operations use a lot of the time of the ALU. These operations can also be pipelined
design modulo 12 up synchronous counter using t flip flop
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd