Design a BCD to excess 3 code converter using NAND gates, Computer Engineering

Assignment Help:

Design a BCD to excess 3 code converter using minimum number of NAND gates.

Hint: use k map techniques.

Ans. Firstly we make the truth table:

BCD no

A B C D

EXCESS-3 NO

W X Y Z

0 0 0 0

0 0 1 1

0 0 0 1

0 1 0 0

0 0 1 0

0 1 0 1

0 0 1 1

0 1 1 0

0 1 0 0

0 1 1 1

0 1 0 1

1 0 0 0

0 1 1 0

1 0 0 1

0 1 1 1

1 0 1 0

1 0 0 0

1 0 1 1

1 0 0 1

1 1 0 0

After that by using K maps we can get simplified functions for w, x, y, z shown below as:

363_Design a BCD to excess 3 code converter using NAND gates.png

                                                 NAND gate implementation for simplified function

W = BD + AD + AB' + BC
Through complementing twice we find
W = ((BD + AD + AB' + BC)')'

= ((BD)' . (AD)' . (AB')' . (BC)')' X = BC'D + B'D + B'C

Through complementing twice we find
X = BC'D + B'D + B'C

= ((BC'D)' . (B'D)' . (B'C)')'

Y = C'D' + CD

= ((C'D')' + (CD)')'

Z = D'

2241_Design a BCD to excess 3 code converter using NAND gates12.png

Logic diagram for BCD to excess 3 code converter using minimum number of NAND gates


Related Discussions:- Design a BCD to excess 3 code converter using NAND gates

Explain the advantages of high level languages, Explain the Advantages of H...

Explain the Advantages of High Level Languages? The major advantage of high-level languages over low-level languages is that they are easier to write, read, and maintain. Ultim

What is bus arbitration, Q. What is Bus arbitration? In this technique,...

Q. What is Bus arbitration? In this technique, I/O interface first needs to control bus and only after that it can request for an interrupt. In this technique because only one

What is ipc, What is IPC? What are the various schemes available? The t...

What is IPC? What are the various schemes available? The term IPC (Inter-Process Communication) explains various ways by which different process running on some operating syste

Dma controllers - computer architecture, DMA controllers in computer system...

DMA controllers in computer system:   DMA Controller   Part of the I/O device interface   DMA Channels   Performs functions that in general would be performed by t

What is secondary list, What is secondary list? It permits you to enha...

What is secondary list? It permits you to enhance the information presented in the basic list.  The user can, for example, select a line of the basic list for which he require

Block diagram of an associative memory, Q. Block diagram of an associative ...

Q. Block diagram of an associative memory? The block diagram of an associative memory is displayed in Figure below. It comprises of a memory array and logic for m words with n

What are multi-cycle paths, What are multi-cycle paths? Multi-cycle pat...

What are multi-cycle paths? Multi-cycle paths are paths among registers which take more than one clock cycle to turn out to be stable. For illustration analyzing the de

Explain an expression tree with a suitable example, What is an expression t...

What is an expression tree? How an expression is evaluated using an expression tree? Algebraic expressions is as given here a/b+(c-d)e That has an inherent tree-like structure

Serial execution and parallel execution, Serial Execution Execution of ...

Serial Execution Execution of a program consecutively, one statement at a time. In the easiest sense, this is what occurs on a one processor machine. However, even many of the

Define memory access time, Define memory access time? The time needed t...

Define memory access time? The time needed to access one word is known as the memory access time. Or It is the time that elapses among the initiation of an operation and the co

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd