Describe set-associative mapping, Computer Engineering

Assignment Help:

Q. Describe Set-Associative Mapping?

A third type of cache organization known as set-associative mapping is an improvement on direct mapping organization in that every word of cache can store two or more words of memory under same index address. Every data word is stored together with its tag and number of tag data items in one word of cache is said to create a set. 

Let's consider an illustration of a set-associative cache organization for a set size of two as displayed in Figure below. Every index address refers to two data words as well as their associated tags. Every tag needs six bits and every data word has 12 bits so word length of cache is 2(6+12) = 36 bits. An index address of 9 bits can accommodate 512 words. So the size of cache memory is 512 × 36. Generally a Set-Associative cache of set size K will accommodate K-words of main memory in every word of cache.

301_Describe Set-Associative Mapping.png

Figure: Two-Way Set-Associative Mapping Cache


Related Discussions:- Describe set-associative mapping

Explain the significance of binary data, Explain the Significance of Binary...

Explain the Significance of Binary Data Controlled devices generally contain registers that are made up of binary digits (bits). The following illustration shows how these regi

What is precloud computing, What is precloud computing? Precloud comput...

What is precloud computing? Precloud computing is an email access was through a single computer, which also keeps all email messages. Example: Microsoft Outlook or Outlook Expr

Identify the number of control lines for 16 to 1 multiplexer, The number of...

The number of control lines for 16 to 1 multiplexer is ? Ans. We have 16 = 2 4 , 4 Select lines are needed.

Describe session handling in a web farm, Describe session handling in a web...

Describe session handling in a web farm, how does it work and what are the limits ?   In ASP.NET there are three ways to handle session objects. Single support the in-proc mec

What is the semiconductor memory chip, What is the Semiconductor memory chi...

What is the Semiconductor memory chip A semiconductor memory chip comprises a large number of cells organized into an array and the logic necessary to access any array in the c

Illustrate the following list of consideration of Laptop, Illustrate the fo...

Illustrate the following list of consideration of laptop computers The following is a list for consideration: -  The processor must consume as little power as possible thus

Explain bernstein conditions for detection of parallelism, Bernstein Condit...

Bernstein Conditions for Detection of Parallelism For execution of a number of instructions or a block of instructions in parallel, it must be made certain that instructions ar

What is the use of urgent pointer in tcp segment, What is the use of urgent...

What is the use of urgent pointer in TCP segment? For accommodation out of band signaling, TCP permits the sender to identify data as urgent, implies that the receiving program

Requirements for cache simulator, Using your cache simulator and using smal...

Using your cache simulator and using smalltex.din as your memory trace determine the total miss rate, compulsory miss rate, capacity miss rate, and conflict miss rate for the follo

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd