Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
How physical addressing is performed in WAN?
WAN networks operate as similar to a LAN. All WAN technology describes the specific frame format a computer uses while sending and receiving data. All computer linked to a WAN is allocated a physical address. While sending a frame to other computer, the sender should supply the destination's address.
Several WANs use a hierarchical addressing scheme which makes forwarding more capable. Hierarchical addressing scheme divides an address in many parts. The simplest scheme divides address in two divisions; the first part recognizes packet switch and second recognizes computer attached to such packet switch.
Illustration of Hierarchical addresses in WAN
The above given figure demonstrates each address like a pair of decimal integers. A computer linked to port 6 on packet switch 2 is assigned address i.e. [2,6].
State about CSMA/CA It belongs to a class of protocols known as multiple access methods. CSMA/CA stands for: Carrier Sense Multiple Access with Collision Avoidance. In
As an advocate of CISC architecture to RISC architecture, what are the merits and demerits of CISC to RISC architecture
i need help
What is text editor? It is used for entering and editing application programs. The user of this program interactively implements command that permit statements of a source prog
how it is calculated?
In computer science, garbage collection (GC) is a form of automatic memory management. The garbage collector, or just collector, attempts to reclaim garbage, or memory occupied by
Combinational/Sequential Logic design with Integrated Circuits (Dual in line package) Car wash concept with the following steps in a Combinational Logic Diagram: 1. Start
Micro-instructions are stored in control memory. Address register for control memory comprises the address of subsequent instruction which is to be read. Control memory Buffer Regi
Q. Illustrate the Cache Memory Operation? It comprises a copy of a part of main memory contents. When a program is running and CPU tries to read a word of memory (instruction o
Compute the number of Ethernet frames formed for a data of 64 KB IP packet. Following figure demonstrates the format of the Ethernet frame. Here maximum data into a frame is 15
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd