Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
One of the simplest circuits is the asynchronous or ' ripple' counter. Below is shown the circuit diagram of a simple 3 stage ripple counter.
The operation of this circuit is based on the fact that the truth table for the JK flip flop is only valid if the clock waveform is falling, i.e. 1->0. Assume the outputs are all zero, the flip flops will not change until the clock on each flip flop falls. The clock in waveform has just fallen ,since the JKa inputs are logic '1' the device will toggle and the output will invert i.e. Qa=1. Flip flop B will not change because the clock waveform on B has risen (0->1) and these devices only functions on a falling edge. The clock in waveform has fallen again, so Qa toggles again (i.e. Qa =0), this has just produced a falling clock on JKb and Qb toggles (i.e. Qab=1) .The device has just counted from 000-> 001->010.
The circuit is called a ripple counter because the clock pulse is slowly rippling through the JK's, hence asynchronous (Not at the same time!) .The limitations of the asynchronous counter is the speed of operation. A rough formula for the maximum speed is when the clock changes before the output changes i.e. F = 1 / n x propagation delay where n = number of stages, propagation delay of one JK
A better technique is to use a synchronous design where all the JK are clocked together so the maximum frequency is only limited by the propagation delay of 1 JK.
The circuit appears to be complex in design, however it is easily realised by using state diagrams. The maximum frequency of operation is again roughly calculated by considering the frequency at which the output just changes before the clock in changes. F = 1/ Propagation delay
The expression given in Problem for (S 0 /N 0 )PCM is plotted for a sinusoidal message in Figure to show the performance curves for a PCM system using a polar waveform. (a) Comm
Q. Define and explain the critical field circuit resistance and critical speed of a DC shunt generator. Ans. The OCC and R - line for a DC shunt generator. As, R f is
Lead Acid Accumulators : These are the most common storage batteries which can deliver a heavy current when short-circuited. There are also many other hazards with these accumulat
(a) Average rainfall during the month of January is found to be R mm. A Class A pan evaporation recorded an average of [7 + ( R /100)] mm/day near an irrigation reservoir. The av
Q. Show limitations of microprocessor-based control systems? Practical limitations of microprocessor-based control systems stem from the following considerations: • Finite-w
Transistor Switching Circuit Design a) Sketchy a schematic diagram showing how a transistor can be used to control the operation of a relay b) Determine what is meant by ba
Q. A magnetic force exists between two adjacent, parallel current-carryingwires. Let I 1 and I 2 be the currents carried by the wires, and r the separation between them. Making u
Cite a specific example in which the engineer must provide maximum efficiency for a given cost
Explain Stator of a Synchronous Machine? The stator of a synchronous machine is made of thin laminations of highly permeable (silicon) steel in order to reduce the core losses.
Q. A solenoid of cylindrical geometry is shown in Figure. (a) If the exciting coil carries a steady direct current I, derive an expression for the force on the plunger. (b) F
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd