Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
One of the simplest circuits is the asynchronous or ' ripple' counter. Below is shown the circuit diagram of a simple 3 stage ripple counter.
The operation of this circuit is based on the fact that the truth table for the JK flip flop is only valid if the clock waveform is falling, i.e. 1->0. Assume the outputs are all zero, the flip flops will not change until the clock on each flip flop falls. The clock in waveform has just fallen ,since the JKa inputs are logic '1' the device will toggle and the output will invert i.e. Qa=1. Flip flop B will not change because the clock waveform on B has risen (0->1) and these devices only functions on a falling edge. The clock in waveform has fallen again, so Qa toggles again (i.e. Qa =0), this has just produced a falling clock on JKb and Qb toggles (i.e. Qab=1) .The device has just counted from 000-> 001->010.
The circuit is called a ripple counter because the clock pulse is slowly rippling through the JK's, hence asynchronous (Not at the same time!) .The limitations of the asynchronous counter is the speed of operation. A rough formula for the maximum speed is when the clock changes before the output changes i.e. F = 1 / n x propagation delay where n = number of stages, propagation delay of one JK
A better technique is to use a synchronous design where all the JK are clocked together so the maximum frequency is only limited by the propagation delay of 1 JK.
The circuit appears to be complex in design, however it is easily realised by using state diagrams. The maximum frequency of operation is again roughly calculated by considering the frequency at which the output just changes before the clock in changes. F = 1/ Propagation delay
Q. Can you give some Overview of Decimal Number System? The Decimal Number System uses base 10 and It includes the digits from 0 through 9. The weighted values for each positio
Rise Time (t r ) During rise time voltage falls from 90% V a to 10% where V a where V a is the initial anode voltage. In terms of current time taken by anode curre
Q. explain the architecture of SS7 and compare with seven-layer OSI architecture. Ans: A block schematic diagram of CCITT no. 7 signalling system is displayed in figure. Sig
state applications of split phase motor
ABCD propagation of an optical ray through a system can be explained by a simple 2_2 matrix. In ray optics, the characteristic of a system is given by the corresponding ray matrix
Edge detector Apply the Canny edge detector to image class.png. To compute Canny edges: help edge edge(im,'canny',[thres1 thres2],sigma) (i) Compute edges for
Logically AND the contents of memory Contents of memory location, whose address is specified by HL register pair are logically AND with the contents of the accumulator. The
advantages of superposition theorem
What is Permeability? Permeability: This is defined as the ability of the material to conduct flux. This is defined as the ratio of magnetic flux 'B' in a medium to the magneti
If the instruments has no drift it is perfectly reproducible. No drift means that with a given input the measured values do not vary with time. Drift may be classified into thre
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd