Write policy-microprocessor, Assembly Language

Write Policy

A write policy determines how the cache deals with a write cycle. The 2 common write policies areWrite-Throughand Write-Back. In Write-Back policy, the cache behave like a buffer. That is, when the processor begins a write cycle the cache receives the data and end the cycle.  The cache then writes the data  back  to  main  memory  when  the  system  bus  is  available. This method provides the higher performance by let the processor to continue its job when main memory is updated at a later time. However, controlling writes of  themain memory increase the cache's complexity and price. The second method is the Write-Through policy. The processor writes through the cache to main memory. The cache can update its contents, however the write cycle does not end till the data is stored into main memory. This method is less complicated and therefore less expensive to implement. The efficiency with a Write-Through policy is lower since the processor might wait for main memory to accept the data.

 

Posted Date: 10/10/2012 6:08:14 AM | Location : United States







Related Discussions:- Write policy-microprocessor, Assignment Help, Ask Question on Write policy-microprocessor, Get Answer, Expert's Help, Write policy-microprocessor Discussions

Write discussion on Write policy-microprocessor
Your posts are moderated
Related Questions
Can any one assist me with this program. I am not efficient with assembly language and I need assistance badly. I am not asking anyone to do my work I just need help step by step

Write a program that defines symbolic constants for all of the days of the week

Open notepad and enter the code for a program that calculates the following arithmetic expression: x = a + b + c - d - e + f The operands a, b, c, d, e, f, and x should be declared

assembly language program to find larges number in an array

Difference between div and idiv

segmentation and overlapping in assemble language

Instruction set of 8086 : The 8086/8088 instructions are categorized into the following major types. This section describes the function of each of the instructions with approp

8088  Timing System Diagram The 8088 address/data  bus is divided  in 3 parts (a) the lower 8 address/data  bits, (b) the middle 8 address bits, and (c) the upper 4 status/

A/D conversion: Basic tasks: (a) Write a program that will read and display the analog voltage on pin PE7 approximately once every second. (b) Write a program that will read and d

General Bus Operation The 8086 has a joined data and address bus commonly referred to as a time multiplexed address and data bus. The major reason behind  multiplexing address