Write policy-microprocessor, Assembly Language

Write Policy

A write policy determines how the cache deals with a write cycle. The 2 common write policies areWrite-Throughand Write-Back. In Write-Back policy, the cache behave like a buffer. That is, when the processor begins a write cycle the cache receives the data and end the cycle.  The cache then writes the data  back  to  main  memory  when  the  system  bus  is  available. This method provides the higher performance by let the processor to continue its job when main memory is updated at a later time. However, controlling writes of  themain memory increase the cache's complexity and price. The second method is the Write-Through policy. The processor writes through the cache to main memory. The cache can update its contents, however the write cycle does not end till the data is stored into main memory. This method is less complicated and therefore less expensive to implement. The efficiency with a Write-Through policy is lower since the processor might wait for main memory to accept the data.

 

Posted Date: 10/10/2012 6:08:14 AM | Location : United States







Related Discussions:- Write policy-microprocessor, Assignment Help, Ask Question on Write policy-microprocessor, Get Answer, Expert's Help, Write policy-microprocessor Discussions

Write discussion on Write policy-microprocessor
Your posts are moderated
Related Questions
hi!im looking for someone who expert in an assembly language and help me write the programmed!Thank you

Data copy/transfer Instructions MOV: This data transfer instruction transfers data from one register or memory location to another register or memory location. The source can


INTO : Interrupt on Overflow:- It is executed, when the overflow flag OF is set. The new contents of IP and CS register are taken from the address 0000:0000 as described in INT

need some project ideas

assembly language program to find larges number in an array

program to find negative and positive integers from given signed numbers with output and explanation of every instructions.

ORG : Origin:- The ORG directive directs the assembler to begin the memory allotment for the specific segment, code or block from the declared  address in the ORG  statement. W

Hold Response Sequence The HOLD pin is examined at leading edge of each clock pulse. If it is received active line by the processor before T4 of the earlier cycle/during the T1

Modes of 8254 :   Mode 0 (Interrupt on Terminal Count)-GATE which value is 1 enables counting and GATE  which value is 0 disables counting, and GATE put not effect on