Write policy-microprocessor, Assembly Language

Write Policy

A write policy determines how the cache deals with a write cycle. The 2 common write policies areWrite-Throughand Write-Back. In Write-Back policy, the cache behave like a buffer. That is, when the processor begins a write cycle the cache receives the data and end the cycle.  The cache then writes the data  back  to  main  memory  when  the  system  bus  is  available. This method provides the higher performance by let the processor to continue its job when main memory is updated at a later time. However, controlling writes of  themain memory increase the cache's complexity and price. The second method is the Write-Through policy. The processor writes through the cache to main memory. The cache can update its contents, however the write cycle does not end till the data is stored into main memory. This method is less complicated and therefore less expensive to implement. The efficiency with a Write-Through policy is lower since the processor might wait for main memory to accept the data.

 

Posted Date: 10/10/2012 6:08:14 AM | Location : United States







Related Discussions:- Write policy-microprocessor, Assignment Help, Ask Question on Write policy-microprocessor, Get Answer, Expert's Help, Write policy-microprocessor Discussions

Write discussion on Write policy-microprocessor
Your posts are moderated
Related Questions
i want to develop traffic light system so which kind of software is needed to develop this project?

to separate positive and negative numbers

Software Interrupts Software interrupts are the result of an INT instruction in an executed program.  It may be assumed as a programmer triggered event that immediately stops e


write shell to calculate basic salary from given .

write and run a programme using 8086 assembly language that interchange the lower four bits of AL registered with upper four bits.

You have been hired by the Elbonian government to write an Assembly program to help its workforce determine how much their tax will be. The tax laws in Elbonian are very simple. Th

Hold Response Sequence The HOLD pin is examined at leading edge of each clock pulse. If it is received active line by the processor before T4 of the earlier cycle/during the T1

LABEL :   The Label directive which is used to assign a name to the current content of the location counter. At the beginning of the assembly process, the assembler start a loca

RICS/CISC Architecture An essential aspect of computer architecture is the design of the instruction set for the processor.  The instruction set selected for a specific compute