Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. What is Base Register Addressing ?
An addressing technique in which content of an instruction specifies base register is added to address field or displacement field of the instruction. (Refer to Figure below).The displacement field is taken to be a positive number. For illustration if a displacement field is of 8 bits then a memory region of 256 words beginning at address pointed to by base register can be addressed by this mode. This is same as indexed addressing scheme besides that role of Address field and Register is reversed. In the indexing Address field of instruction is fixed and index register value is changed while in Base Register addressing Base Register is common and Address field of the instruction in different instructions is changed. In this particular case:
EA = A+ (B)
D = (EA)
(B) Refers to the contents of a base register B.
Contents of the base register can be changed in the privileged mode only. No user is permitted to alter the contents of the base register. Base-addressing scheme offers protection of users from one another.
This addressing technique is generallyused to relocate the programs in memory particularly in multiprogramming systems in which only value of base register needs updating to reflect beginning of a new memory segment.
Like index register a base register can be a general-purpose register or a special register reserved for base addressing.
What is page fault? Its types? Page fault refers to the situation of not having a page in the major memory when any process references it. There are two kinds of page fault :
MIPS' native assembly code only has two branch instructions, beq and bne, and only one comparison instruction, slt. Using just these three instructions (along with the ori instruct
Q. When an object travels with constant velocity does its average velocity during any time interval differ from its instantaneous velocity at any instant? Answer:- No It i
ARQ is transmitted in the event of: (A) Loss of signal (B) Error in received data (C) Improve reliability (D) During time out
Define software architecture and describe which types of architectures can be used in Email or Facebook applications
In TCP protocol header "checksum" is of___________? In protocol header of Transfer Control Protocol checksum is of 16 bits.
How many bits are required at the input of a ladder D/A converter, if it is required to give a resolution of 5mV and if the full scale output is +5V. Find the %age resolution.
my project is in .net of lan chatting its have tcp\ip connection problem
Nonvolatile BIOS memory refers to a small memory on PC motherboards that is used to kept BIOS settings. It was traditionally known as CMOS RAM because it used a volatile, low-power
Identify three specific weaknesses in the design of the websites, derived from your analyses within Questions Part (c) and/or Question Part (a). There should be at least one weakne
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +1-415-670-9521
Phone: +1-415-670-9521
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd