Sr flip flop - introduction to microprocessors , Electrical Engineering

SR Flip Flop

The SR  flip  flop is an arrangement  of logic gates that maintain astable output even after  the  input  are turned off.  It has  two  inputs namely  SET input (S)  and RESET input ( R) and two outputs Q and Q. In a SR flip flop activating the SET input  will switch  it to the other state. Classical SR flip  flop  requires two NAND gates or two NOR  gates. The block  diagram of SR  flip flop is shown in the outputs  of a basic  SR  flip  flop  SR  flip flop  change  whenever  its R or S change  appropriately. The SR flip  flop  can be implemented by using  NOR or NAND  gates  as follows.

Posted Date: 4/4/2013 12:55:57 AM | Location : United States







Related Discussions:- Sr flip flop - introduction to microprocessors , Assignment Help, Ask Question on Sr flip flop - introduction to microprocessors , Get Answer, Expert's Help, Sr flip flop - introduction to microprocessors Discussions

Write discussion on Sr flip flop - introduction to microprocessors
Your posts are moderated
Related Questions
#full discuss on compensating windingsquestion..

Q. Describe about Absolute Poverty? Poverty defined with respect to an absolute material standard of living. A person is absolutely poor if their income does not allow them to

Write a program implementing the conjugate gradient method (un-preconditioned). Solve the  matrix equation corresponding to a finite difference node-spacing, h = 0.02m in x and y d


What is the output modes used in 8279? 8279 gives two output modes for selecting the display options. 1.Display Scan In this mode, 8279 gives 8 or 16 character-multiple

Q. Explain about Junction FET? The JFET is a three-terminal, voltage-controlled current device, whereas the BJT is principally a three-terminal, current-controlled current devi

Estimate the software tasks required for developing the product. These are likely to include the development of various software routines, associated documentation and verification

Q. A 230-V, single-phase, 60-Hz source supplies two loads in parallel. One draws 10 kVA at a lagging power factor of 0.80 and the other draws 6 kWat a lagging power factor of 0.90.

Q. Illustrate Output-rate control? A system is said to have output-rate damping when the generation of the output quantity in some way ismade to depend upon the rate atwhich th

Analogue Threshold switching a) Include a variable potential divider to the schematic diagram to control the transistor base voltage b) Include the potential divider compon