Split bus operation - universal serial bus , Computer Engineering

Split Bus Operation - universal serial bus :

 

234_Split Bus Operation.png

USB 2.0 devices utilize a special protocol in the reset time that is called "chirping", to negotiate the high speed mode having the host/hub. A component that is HS capable first connects as an FS components (D+ pulled high), but upon retaining a USB RESET (both D+ and D- driven LOW by host for 10 to 20 mS) it pulls the D- line high which is known as chirp K. it indicates to the host that the device is high speed. If the host/hub is also HS capable then it chirps (returns alternating K and J states on D+ and D- lines) letting the components know that the hub will operate at high speed. The device has to retain at least 3 sets of KJ chirps before it changes to high speed terminations and start high speed signaling. Because USB 3.0 use wiring separately and in additional to that used by USB 2.0 and USB 1.x  that type of speed negotiation is not needed. Clock tolerance power is 480.00 Mbit/s ±500 ppm, 12.000 Mbit/s ±2500 ppm, 1.50 Mbit/s ±15000 ppm.

While high speed components are commonly referred to as "USB 2.0" and advertised as "up to 480 Mbit/s", not all USB 2.0 are high speed components. The USB-IF certifies devices and provides licenses to use special marketing logos for either high speed or basic speed (low and full) after passing a compliance test and paying a licensing fee. All of the devices are tested according to the latest specification, so newly-compliant low speed devices are also 2.0 devices.

Posted Date: 10/13/2012 7:45:05 AM | Location : United States







Related Discussions:- Split bus operation - universal serial bus , Assignment Help, Ask Question on Split bus operation - universal serial bus , Get Answer, Expert's Help, Split bus operation - universal serial bus Discussions

Write discussion on Split bus operation - universal serial bus
Your posts are moderated
Related Questions
Error detecting method that can detect more errors without increasing additional information in each packet is? Error detecting method which can detect more errors without rais

Floating gate Avalanche Injection MOS (FAMOS) transistor is used in every cell of EPROM.

Task 1:   Methodologies are 'regarded as a recommended series of steps and procedures to be followed in the course of developing an information system' and were introduced to im

In .NET Compact Framework, can I free memory explicitly without waiting for garbage collector to free the memory?  Yes you can clear the memory using gc.collect method but it i

draw the flowchart for operator overloading in c++

Telnet It is a terminal emulation program for TCP/IP networks like as the Internet. The Telnet program runs on your computer and attaches your PC to a server on the network. On

RAW  and WAW - Data hazards: RAW (read after write) - j tries to read a source before i writes it, hence j wrongly gets the old value .This is the most usual type of


Q. Define the Register Addressing mode? When operands are taken from registers implicitly or explicitly it is known as register addressing. These operands are termed as regis

Logic Programs: A subset of first order logic is "Logic programs". However logic program having a set of Horn clauses that are implication conjectures when there is a conjunct