Split bus operation - universal serial bus , Computer Engineering

Split Bus Operation - universal serial bus :

 

234_Split Bus Operation.png

USB 2.0 devices utilize a special protocol in the reset time that is called "chirping", to negotiate the high speed mode having the host/hub. A component that is HS capable first connects as an FS components (D+ pulled high), but upon retaining a USB RESET (both D+ and D- driven LOW by host for 10 to 20 mS) it pulls the D- line high which is known as chirp K. it indicates to the host that the device is high speed. If the host/hub is also HS capable then it chirps (returns alternating K and J states on D+ and D- lines) letting the components know that the hub will operate at high speed. The device has to retain at least 3 sets of KJ chirps before it changes to high speed terminations and start high speed signaling. Because USB 3.0 use wiring separately and in additional to that used by USB 2.0 and USB 1.x  that type of speed negotiation is not needed. Clock tolerance power is 480.00 Mbit/s ±500 ppm, 12.000 Mbit/s ±2500 ppm, 1.50 Mbit/s ±15000 ppm.

While high speed components are commonly referred to as "USB 2.0" and advertised as "up to 480 Mbit/s", not all USB 2.0 are high speed components. The USB-IF certifies devices and provides licenses to use special marketing logos for either high speed or basic speed (low and full) after passing a compliance test and paying a licensing fee. All of the devices are tested according to the latest specification, so newly-compliant low speed devices are also 2.0 devices.

Posted Date: 10/13/2012 7:45:05 AM | Location : United States







Related Discussions:- Split bus operation - universal serial bus , Assignment Help, Ask Question on Split bus operation - universal serial bus , Get Answer, Expert's Help, Split bus operation - universal serial bus Discussions

Write discussion on Split bus operation - universal serial bus
Your posts are moderated
Related Questions
A real time system is a computer system that updates the information at the similar rate it receives it. Real time system is of two types:- a)  Hard real time system and

This document is intended to help students get started with the real-time systems (RTS) assignment. We will start on the assignment together in the laboratory. Students will then c

What is a accepting computation history?  An accepting computation history is explained as , Let M be a Turing machine and w be a input string,  for M on w is a sequence of con

Handshake control of data transfer during an input operation:   . Handshake control of data transfer during an output operation o   Interface to CPU and Memory o

Q. Explain process of File Transfer Protocol? FTP (File Transfer Protocol), a standard Internet protocol, is the simplest way to exchange files between computers on Internet. L

Define DMA. The transfer of data among a fast storage device such as magnetic disk and memory if often limited by the speed of the CPU. Removing the CPU from the path and letti

Explain FDM and show how CCITT standards help in building the base band? Frequency Division Multiplexing: This is the process of combining some information channels through s

What is the Role of Certifying Authority? A certificate authority is a body, that is either public or private, that seeks to fill the requirement for trusted third-party servic


Give the formula for the average access time experienced by the processor in a system with 2 levels of caches. Ans: Formula is for the average access time experienced by the pr