Split bus operation - universal serial bus , Computer Engineering

Split Bus Operation - universal serial bus :

 

234_Split Bus Operation.png

USB 2.0 devices utilize a special protocol in the reset time that is called "chirping", to negotiate the high speed mode having the host/hub. A component that is HS capable first connects as an FS components (D+ pulled high), but upon retaining a USB RESET (both D+ and D- driven LOW by host for 10 to 20 mS) it pulls the D- line high which is known as chirp K. it indicates to the host that the device is high speed. If the host/hub is also HS capable then it chirps (returns alternating K and J states on D+ and D- lines) letting the components know that the hub will operate at high speed. The device has to retain at least 3 sets of KJ chirps before it changes to high speed terminations and start high speed signaling. Because USB 3.0 use wiring separately and in additional to that used by USB 2.0 and USB 1.x  that type of speed negotiation is not needed. Clock tolerance power is 480.00 Mbit/s ±500 ppm, 12.000 Mbit/s ±2500 ppm, 1.50 Mbit/s ±15000 ppm.

While high speed components are commonly referred to as "USB 2.0" and advertised as "up to 480 Mbit/s", not all USB 2.0 are high speed components. The USB-IF certifies devices and provides licenses to use special marketing logos for either high speed or basic speed (low and full) after passing a compliance test and paying a licensing fee. All of the devices are tested according to the latest specification, so newly-compliant low speed devices are also 2.0 devices.

Posted Date: 10/13/2012 7:45:05 AM | Location : United States







Related Discussions:- Split bus operation - universal serial bus , Assignment Help, Ask Question on Split bus operation - universal serial bus , Get Answer, Expert's Help, Split bus operation - universal serial bus Discussions

Write discussion on Split bus operation - universal serial bus
Your posts are moderated
Related Questions
Q. Physical characteristics and access mode of disk drive? Access Time: Access time is time needed between requests made for a read or write operation until the time data are

Ask questDesign a logic circuit with 4 inputs A, B, C & D that will produce output ‘1’ only whenever two adjacent input variables are 1’s. A & D are also to be treated as adjacent,

Disadvantages of wireless technology -  Range can be very limited -  Possible interference from nearby electronic devices -  Security issues (i.e. tapping illegally into

Q. What is Gantt chart and Kiviat diagram? Gantt chart: Gantt chart explains numerous activities of every processor with respect to progress in time in busy -overhead - id

The concept of electronic cash is to implement payment by Using computers over network

Normal 0 false false false EN-US X-NONE X-NONE

Q. What do you mean by Loader? Loader is a program that assigns absolute addresses to program. These addresses are produced by adding the address from where program is loaded i

Q. Diffrence between CD-R vs CD RW? A CD-R disc looks same as a CD. Though all pressed CDs are silver, CD-R discs are gold or silver on their label side and a deep cyan or gree

Q. Describe target processor arrangements? Having seen how to describe one or more target processor arrangements we need to initiate mechanisms for distributing data arrays ove

Ethernet 10 Base 2 is an example of               network topology. (A)  Bus                                           (B)  Ring (C)  Star