Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Explain about Hyper-threading?
Non threaded program instructions are executed in a single order at a time until the program completion. Presume a program have four tasks namely A, B, C, D. Assume that every task comprises 10 instructions involving a few I/O instructions. A simple sequential execution would need A→ B→ C→ D sequence.
In a threaded system these tasks of a single program/process can be performed in parallel offered is no data dependency. Because there is just one processor these tasks will be executed in threaded system like interleaved threads e.g. 2 instructions of A, 3 instructions of B, 1 instruction of C, 4 instruction of D, 2 instruction of C until completion of threads.
Hyper-threading allows 2 threads A & B to execute at the same instance. How? Some of the more significant parts of CPU are duplicated. So there exist 2 executing threads in CPU at the exact same instance. Please note that both these sections of the CPU works on same memory space (because threads are same program). Ultimately dual CPUs will enable computer to execute two threads in two different programs at the same instance.
So Hyper-threading technology enables a single microprocessor to behave as two separate threaded processors to operating system and application program which use it.
There are two goals to AI; the major one is to produce an artificial system that is about as good as or good than a human being at dealing with the actual world. The second goal is
Q. Define the ADDRESSING MODES? The elementary set of operands in 8086 can reside in memory, register and immediate operand. How can these operands be retrievedby various addre
Explain Classless Inter-Domain Routing. It is a new addressing scheme for the internet that permits for more efficient allocation of IP addresses than old class A, B and C addr
Can someone provide me a scehmatic diagram of RS232C with explanation?
Integrating Virtual Memory, TLBs, and Caches - computer architecture: There are 3 types of misses: 1. a cache miss 2. TLB miss 3. a page fault 2 techniqu
Program Level : It is the next level consisting of independent programs for parallelism. Coarse Granularity size is used at this level containing ten thousands of instructions.
A 6-bit R-2R ladder D/A converter has a reference voltage of 6.5V. It meets standard linearity.Find (i) The Resolution in Percent. (ii) The output voltage for the word 011100.
1. Click Tools > General Options, and then click the Object Mapping tab. 2. From the Object type list, select the standard object type that is associated with the object class
Perform multiplication with showing the contents of accumulator, B register and Y register during each step. (Accumulator, B, Y are 4-bit registers) B=06 Y=02
Using each connected device is assigned a time slot whether or not the device has anything to send. (A) WDM (B) FDM
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd