Explain about hyper-threading, Computer Engineering

Assignment Help:

Q. Explain about Hyper-threading?

Non threaded program instructions are executed in a single order at a time until the program completion. Presume a program have four tasks namely A, B, C, D. Assume that every task comprises 10 instructions involving a few I/O instructions. A simple sequential execution would need A→ B→ C→ D sequence.

In a threaded system these tasks of a single program/process can be performed in parallel offered is no data dependency. Because there is just one processor these tasks will be executed in threaded system like interleaved threads e.g. 2 instructions of A, 3 instructions of B, 1 instruction of C, 4 instruction of D, 2 instruction of C until completion of threads.

Hyper-threading allows 2 threads A & B to execute at the same instance. How? Some of the more significant parts of CPU are duplicated. So there exist 2 executing threads in CPU at the exact same instance. Please note that both these sections of the CPU works on same memory space (because threads are same program). Ultimately dual CPUs will enable computer to execute two threads in two different programs at the same instance.

So Hyper-threading technology enables a single microprocessor to behave as two separate threaded processors to operating system and application program which use it.


Related Discussions:- Explain about hyper-threading

How transmission bridges help in satisfying the connectivity, How do tra...

How do transmission bridges help in satisfying the connectivity? A usual transmission bridge is demonstrated in figure. The series capacitance and the shunt inductances of

Bootstrap, The device is packaged in a 80 pin PLCC device as shown.The main...

The device is packaged in a 80 pin PLCC device as shown.The main groupings of the pins are as follows Port A PA0 - PA7 Parallel Port or Timer Port B PB0 - PB7 Parallel Port or High

What is associative search, What is associative search? The cost of an ...

What is associative search? The cost of an associative cache is higher that the cost of a direct mapped cache due to the need to search all 128 bit tag patterns to verify wheth

Analysis of merge sort, i) The width of the sorting + merging circuit is eq...

i) The width of the sorting + merging circuit is equivalent to maximum number of devices needed in a phase is O(n/2). As in the above diagram maximum number of devices for a given

Explain time division switching, Explain Time Division Switching. Ti...

Explain Time Division Switching. Time Division Switching: A switching component can be shared at the same time with number of active speech circuits. It is the principle of

What are the 3 things that are needed to specify a route, 1. URL Pattern - ...

1. URL Pattern - You can contain placeholders in a URL pattern so that variable data can be passed to the request handler without having a query string. 2. Handler - The handle

What is redundant array of independent disks, What is Redundant Array of In...

What is Redundant Array of Independent Disks? Researchers are constantly trying to improve secondary storage media by raising their, performance, capacity as well as reliabilit

Drawback of indirect addressing, Q. Drawback of indirect addressing? • ...

Q. Drawback of indirect addressing? • Drawback of this scheme is that it needs two memory references to fetch actual operand. First memory reference is to fetch the actual addr

Internal conditioning, types of internal conditioning with explanations and...

types of internal conditioning with explanations and examples

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd