Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Explain about Hyper-threading?
Non threaded program instructions are executed in a single order at a time until the program completion. Presume a program have four tasks namely A, B, C, D. Assume that every task comprises 10 instructions involving a few I/O instructions. A simple sequential execution would need A→ B→ C→ D sequence.
In a threaded system these tasks of a single program/process can be performed in parallel offered is no data dependency. Because there is just one processor these tasks will be executed in threaded system like interleaved threads e.g. 2 instructions of A, 3 instructions of B, 1 instruction of C, 4 instruction of D, 2 instruction of C until completion of threads.
Hyper-threading allows 2 threads A & B to execute at the same instance. How? Some of the more significant parts of CPU are duplicated. So there exist 2 executing threads in CPU at the exact same instance. Please note that both these sections of the CPU works on same memory space (because threads are same program). Ultimately dual CPUs will enable computer to execute two threads in two different programs at the same instance.
So Hyper-threading technology enables a single microprocessor to behave as two separate threaded processors to operating system and application program which use it.
What is Control Unit Control Unit: The control unit issue control signals to perform exact operation and it directs the entire computer system to carry out keeps program instr
Write a short note on MMX technology. MMX (Multimedia extensions) technology adds 57 new instructions to instruction set of the Pentium - 4 microprocessors. MMX technology also
Q. Explain Random-access Semiconductor Memories Q. What is Basic memory cell? Explain Two Dimension Memory Organization with diagram.
Design a counter modulo 4 (sequential circuit with two flip-flops and one input U) which work like that: 1. When U=0, the state of the flip-flop does not change. 2. Whe
Q. Registers used in IA-64 architecture ? Registers: The IA-64 architecture comprises a very generous set of registers. It has an 82-bit floating point as well as 64-bit inte
The Task Gantt shows the various tasks being performed i.e., some type of activities by the set of processors attached to the parallel computer as shown in Figure . Task Gantt
What is the means of communications between R/3 and external applications? The means of communication among R/2,R/3 and external applications is by the CPI-C handler or SAP Gat
Q. For function F(x,y,z) = ∑m (1,2,3,5,6) using TRUTH TABLE only 1. Find POS expression 2. Implement this simplified expression using two level OR-to-AND gate network 3. I
Determine the layout of the specified cache for a CPU that can address 1G x 32 of memory. show the layout of the bits per cache location and the total number of locations. a)
Discuss the concept of segmentation? Segmentation is method for the non contiguous storage allocation. This is different from paging as this supports user's view of his program
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd