Sources of power dissipation in cmos logic, Electrical Engineering

Describe the three main sources of power dissipation in CMOS logic. Hence calculate the power dissipated in a CMOS ASIC of 40,000 gates operating at a frequency of 133MHz with a supply voltage of 3.3V.

Assume each gate has an output capacitance of 0.15pF and that, on average, 25% of the gates toggle per clock cycle. The ASIC is packaged in a 68 pin CPGA package (assume one buffer/pin) with each buffer taking 8mA, a gain factor bF of 0.01AV-1 and rise/fall times of 2ns. Assume the threshold voltages of the transistors are 0.65V and that each buffer has an output load of 10pF. Assume leakage currents are zero.

Posted Date: 3/16/2013 2:08:22 AM | Location : United States







Related Discussions:- Sources of power dissipation in cmos logic, Assignment Help, Ask Question on Sources of power dissipation in cmos logic, Get Answer, Expert's Help, Sources of power dissipation in cmos logic Discussions

Write discussion on Sources of power dissipation in cmos logic
Your posts are moderated
Related Questions
Q. Two single-phase transformers, each rated 2400: 120-V, are to be interconnected for (a) 4800:240- V operation, and (b) 2400:120-V operation. Draw circuit diagrams and show polar

A 20kw 220v shunt generator has armature resistance of 0.07 and a shunt field resisitance 900 ohm find field loss?


Power Spectral Density: To introduce the Power Spectral Density (PSD) of a random signal. To study classical methods for PSD estimation. To investigate model-based

Q. What are concentrators? Elucidate how it helps in connecting number of subscribers. Ans: In rural areas, subscribers are usually dispersed. It is both expensive and unn

When the PLC is in the RUN mode it will switch ON the conveyer so it will run continuously. This project is divided into four outcomes: (a)    Detect block on entry, close

Give the applications of PVC. PVC- It is acquired from polymerisation of hydrogen chloride and acetylene in the presence of a catalyst as peroxides at about 50 0 C. It is e

a)  Sketch the variation of electron concentration with temperature for i)  an n-type semiconductor doped with 1021  donors m-3 ii)  an intrinsic semiconductor.  b)  Expla

Level 1 is means of sending bit streams over a physical path. It uses times lot 16 of a 2 M bit/s PCM system or times slot 24 of a1.5 M bit/s system. Level 2 performs functions