Nand gate, Computer Engineering

The NAND gate.

The NAND gate is equivalent to an AND gate followed by a NOT gate so that the output is 0 when all of the inputs are high, otherwise the output is 1. There may be any number of inputs. The circuit symbol for a three input NAND gate is

863_nand Gate.png

The truth table for a three input NAND gate is

A

B

C

X

0

0

0

1

0

0

1

1

0

1

0

1

0

1

1

1

1

0

0

1

1

0

1

1

1

1

0

1

1

1

1

0

 

The Boolean algebra equivalent is

1483_nand Gate1.png

Posted Date: 8/27/2012 1:37:10 AM | Location : United States







Related Discussions:- Nand gate, Assignment Help, Ask Question on Nand gate, Get Answer, Expert's Help, Nand gate Discussions

Write discussion on Nand gate
Your posts are moderated
Related Questions
Dataflow Computing A different to the von Neumann model of computation is the dataflow computation model. In a dataflow model, control is fixed to the flow of data. The order o

What is the role of IR and PC?  Instruction Register (IR) having the instruction being implemented. Its output is available to the control circuits, which make the timing signa

Object Repository means not a set of objects. It's a common repository for all the people (Testing, Developers) for seeing all the data in one Login. For example QA needs

What are delay systems in telecommunication networks? Delay System: A class of telecommunication networks like data a network that places the call or message arrivals in a qu

Q. Describe Critical Directive in FORTAN? The critical directive permits one thread executes associated structured block. When one or more threads attain critical directive the

design a ciruit which can work as a 4-bit binary adder as well as subtractor

What are wired and wireless transmission systems? Transmission Systems: Modern type long distance transmission systems can be placed in three wide categories: 1. Radio Sy

Q. For function F(x,y,z) = ∑m (1,2,3,5,6) using TRUTH TABLE only 1. Find POS expression 2. Implement this simplified expression using two level OR-to-AND gate network 3. I

1. Consider the one-time pad encryption scheme to encrypt a 1-bit message m, and assume m is chosen with uniform distribution from message space M={0,1}. Let E1 be the event "messa

What are difference between latches and flipflops? Difference : Latches are level-sensitive, while, flipflops is edge sensitive. It means to say edge sensitive that O/p change