Memory cache hierarchy and virtual memory system, Computer Engineering

1. Detail for each of the four following MIPS instructions, which actions are being taken at each of their five steps. Do not forget to mention how and during which steps each instruction updates the program counter.

a) jalr $s0, $s1

b) sw $s1, 24($t0)

c) slt $t0, $s3, $s4

d) jal 1048576

2. Consider these two potential additions to the MIPS instruction set and explain how they would restrict pipelining.

a) cp d1(r1), d2(r2)

copy contents of word at address c address contents of r2 plus offset d2 into address contents of r1 plus displacement d2.

b) incr d2(r2)

adds one to the contents of word at address contents of r2 plus offset d2.

3. Explain how you would pipeline the four following pairs of statements.

a) add $t0, $s0, $s1

beq $s1,$s2, 300

b) add $t2, $t0, $t1

sw $t3, 36($t2)

c) add $t0, $s0, $s1

beq $t0,$s2, 300

d) lw $t0, 24($t1)

sub $s2, $t0, $t1

4. A computer system has a two-level memory cache hierarchy. The L1 cache has a zero hit penalty, a miss penalty of 5 ns and a hit rate of 95 percent. The L2 cache has a miss penalty of 100 ns and a hit rate of 90 percent.

a) How many cycles are lost for each instruction accessing the memory if the CPU clock rate is 2 GHz?

b) We can either increase the hit rate of the topmost cache to 98 percent or increase the hit rate of the second cache to 95 percent. Which improvement would have more impact?

5. A virtual memory system has a virtual address space of 4 Gigabytes and a page size of 8 Kilobytes. Each page table entry occupies 4 bytes.

a) How many bits remain unchanged during the address translation?

b) How many bits are used for the page number?

c) What is the maximum number of page table entries in a page table?

Posted Date: 3/6/2013 2:42:38 AM | Location : United States







Related Discussions:- Memory cache hierarchy and virtual memory system, Assignment Help, Ask Question on Memory cache hierarchy and virtual memory system, Get Answer, Expert's Help, Memory cache hierarchy and virtual memory system Discussions

Write discussion on Memory cache hierarchy and virtual memory system
Your posts are moderated
Related Questions
A communication protocol is an agreement which specifies a common language two computers use to exchange messages. For instance, a protocol specifies exact format and meaning of ev

Give LOAD-STORE optimization based on expression trees for the expression (A+B)/(C-D). LOAD-STORE optimization based on expression trees for the expression (A+B)/(C-D) is given

Compare the architecture of SS7 with seven-layer OSI architecture The relationship among these levels and the layers of the OSI model is demonstrated in figure. The user part i

Any data storage device. This having of  your CD-ROM drive, hard disk drive and floppy disk drive.

. weather (windy, rainy or sunny) 2. how much money you have (rich or poor) 3. whether your parents are visiting (yes or no)

Q. If a plane is in the air also there is a fly flying inside the plane does the plane get heavier when the fly lands? Answer:- It is true that a fly puts weight on a plan

What is Full Trust? Your code is permitted to do anything in the framework, meaning that all (.Net) permissions are granted. The GAC has Full Trust because it's on the local HD


What is big endian and little endian format? The name big endian is used when lower byte addresses are used for the more important of the word. The name little endian is used f

Q. Functions for various communication modes? MPI offers both non-blocking and blocking send/transmitting and receive operations for all modes. Functions for various commun