Iret-loop-unconditional branch instruction-microprocessor, Assembly Language

IRET : Return from ISR:-

When an interrupt service routine is called, before transferring control to it, the IP, CS  register and flag registers are stored in the stack to mention the location from where the execution is to be continued, after the ISR is executed. Hence, in the ending of each ISR, when IRET is executed, the values of IP, CS register and flags are retrieved from the stack to continue the execution of the main program. The stack is modified consequently.


LOOP :
Loop Unconditionally:-

This instruction executes the part of the program from the address or label mention in the instruction up to the loop instruction, CX number of  times. Following sequence describe the execution. On every iteration, register CX is decremented automatically. In other terms, this instruction implements JUMF IF NOT ZERO and DECREMENT COUNTER structure.

1285_LOOP.jpg

The execution proceeds in the sequence, after the loop is executed, CX number of times. Lf CX is already OOH, the execution continues in sequence. Flags are remaining unaffected by this instruction.

 

Posted Date: 10/12/2012 4:16:23 AM | Location : United States







Related Discussions:- Iret-loop-unconditional branch instruction-microprocessor, Assignment Help, Ask Question on Iret-loop-unconditional branch instruction-microprocessor, Get Answer, Expert's Help, Iret-loop-unconditional branch instruction-microprocessor Discussions

Write discussion on Iret-loop-unconditional branch instruction-microprocessor
Your posts are moderated
Related Questions

Conditional branch Instruction When these type of instructions are executed, they transfer control of execution to the address mention relatively in the instruction, provided t

Will be needing help with assembly language assignments over the course of 4 weeks

Develop an assembly language program for the system and simulate it using MPLAB. From this produce a demo program (in Assembly language) that will run on the MatrixMultimedia Devel


Physical Memory Mapped I/O and Port I/O : CPU controlled I/O comes in 2 ways. Simply the difference is whether we utilize the normal memory addresses for I/O, this is mention

ROR : Rotate Right without Carry: This instruction rotates the contents of destination operand to the bit-wise right either by one or by the count specified in register CL, exclud

General terms for Cache : Cache Hits : When the cache consisted the information requested, the transaction is said to be a cache hit. Cache Miss : When the cache does n

Control Transfer or Branching Instruction Control transfer instructions transfer the flow of execution of the program to a new address specified in the instruction indirectly o

Write a 32-bit program which when run, allows the user to select from a menu: (1)    Enter a Binary Number (2)    Enter a Decimal Number (3)    Enter a Hexadecimal Number