Instruction set architecture - assembly language, Computer Engineering

Instruction Set Architecture (ISA):

The Instruction Set Architecture (ISA) is the part of the processor which is noticeable to the compiler writer or programmer. The ISA serves as the limit amongst hardware and software. We will deeply describe the instruction sets found in several of the microprocessors used today. The ISA of a processor can be explained by using 5 categories:

Operand Storage in the CPU 

  •   Where are the operands reserved other than in memory?

Number of explicit named operands 

  •   How many operands are named in a distinctive instruction?

Operand location

Can be any no. of ALU instruction operand be located in memory? Or ought to be all operands are kept internally in the CPU?

Operations

What type of operations is provided in the ISA.?

Type and size of operands

What is the size and type of per operand and how is it mention?

 In all the above the most distinctive factor is the first. The most common types of ISAs are as following:

a. Stack: - The operands are put implicitly on top of the stack.

b. Accumulator:-One operand is implicitly mentions in the accumulator.

c. General Purpose Register (GPR) - All operands are explicitly specified, they are either memory locations or registers.

Assembly code of

A = B + C;

in all  of the above three architectures:

2412_Instruction Set Architecture - assembly language.png

Notice the fact that every processor may be neatly tagged into any 1 of the above categories. The i8086 contain much instruction that use implicit operands though it has a general register set. The i8051 is another instance, it has four banks of GPRs but most instructions might have the A register as one of its operands.

 

Posted Date: 10/13/2012 3:38:00 AM | Location : United States







Related Discussions:- Instruction set architecture - assembly language, Assignment Help, Ask Question on Instruction set architecture - assembly language, Get Answer, Expert's Help, Instruction set architecture - assembly language Discussions

Write discussion on Instruction set architecture - assembly language
Your posts are moderated
Related Questions
SELECTIVE COMPLEMENT The selective-complement process complements bits in register A where there are corresponding 1's inside register B. It does not affect bit positions which

Instruction Set Architecture:                             Instruction set architecture cycle-it is smallest unit of time in a processor. superscalar processor

Compare memory mapped I/O with I/O mapped I/O. Memory Mapped I/O Scheme: In this scheme there is only one address space. Address space is stated as all possible addresses tha

In applications where the required memory capacity cannot be satisfied by a single available memory IC chip, what should the designer do to meet this requirement? Ans: If th

Q. Describe Program Control Instructions? These instructions specify conditions for altering the sequence of program execution or we can say in other words that the content of

What are the characteristics of SRAM? SRAM are fast They are volatile They are of high cost Less density

Performance of caches:       Amdahl's Law regarding overall speed up:                  Alternatively, CPU stall can be considered:

Q. Illustrate about Packet switching? Packet switching is used to avoid long delays in transmitting data over the network. Packet switching is a technique that limits the amoun

Bidirectional Search: We've concentrated so far on the searches where the point of view for the search is to find a solution, but not the path to the solution. Like any other

What is Static timing a. Delays over all paths are added up. b. All possibilities, including false paths, verified without the need for test vectors. c. Faster than simul