General terms for cache-microprocessor, Assembly Language

General terms for Cache :

Cache Hits : When the cache consisted the information requested, the transaction is said to be a cache hit.

Cache Miss : When the cache does not have the information requested, the transaction is said to be a cache miss.

Cache consistency : Since cache is a photocopy of a small piece main memory, it is essential that the cache always reflects what is in main memory.

Snoop : When a cache is watching the address lines for transaction, this is known a snoop.  This function permit thecache to see if any transactions are accessing memory it contains within itself.

Snarf : When a cache takes the information from the data lines, the cache is command to have snarfed the data.   This function permits the cache to be updated and maintain consistency.

Snoop and snarf are the mechanisms the cache utilize to maintain consistency.

Dirty Data : When data is modified within cache but not in main memory, the data in cache is called "dirty data."

Stale Data : When data is modified in main memory but not in cache, the data in the cache is called stale data.

Cache Architecture : Caches have 2 characteristics, a write policy anda read architecture. "The write policy might be either"Write-Through."Or "Write-Back". The read architecture can be either "Look Aside" or "Look Through.

Posted Date: 10/10/2012 5:55:08 AM | Location : United States

Related Discussions:- General terms for cache-microprocessor, Assignment Help, Ask Question on General terms for cache-microprocessor, Get Answer, Expert's Help, General terms for cache-microprocessor Discussions

Write discussion on General terms for cache-microprocessor
Your posts are moderated
Related Questions
The processor 8088 The launching of the processor 8086 is consider as a remarkable step in the development of high speed computing machines. Before the introduction  of 8086 mo

PTR : Pointer:- The pointer operator which is used to declare the type of a variable, label or memory operand. The operator PTR is prefixed by either WORD or BYTE. If the prefi

External System Bus Architecture : This is a 16 bit processor with 40 pins. It has twenty address pins and out of which sixteen are utilized as data pins. This concept of by us

write a programme the addition two 3*3 matrix and stored in from list

8251 Programmable/Communication Interface As an instance of a serial interface device let us suppose Intel's 8251 A programmable communication interfaces. The 8251A is diagram

Write a program to solve problem 9, Summation Program, on page 179 of chapter 5 in the textbook (book:kip Irvine Assembly Language sixth edition)

Problem (a) Prepare the assembly code sequence for each of the four styles (accumulator, memory-memory, stack, load/store) of machine for the code fragment: A = B + C;

Program: Write a program to perform addition of a series of 8-bit numbers. The series have 100 (numbers). Solution : In the first program, we have been implemented the add

8254 Programmable Timer A diagram of Intel's 8254 interval event/timer counter is given in Figure. The 8254 consists of 3 identical counting circuits, per of which has GATE and

How to define procedures?