Find a minimum two level, multiple-output and-or gate, Electrical Engineering

Find a minimum two level, multiple-output AND-OR gate circuit to realize these functions (eight gates minimum).

F1(a,b,c,d) =Σm(10,11,12,15) +D (4,8,14)

F2(a,b,c,d) =Σm(4,11,13,14,15)+D (5,9,12)

F(a,b,c,d) =cd' +ad' +a'b'cd'+bc'

(i) Using Shannon's expression theorem, expand F about the variable d.

(ii) Use the expansion in part (a) to realize the function using two 4-variable lookup tables and 2-to-1 MUX. Specify the lookup table inputs.

(iii) Give truth table for each lookup table.

 

Posted Date: 2/16/2013 3:13:44 AM | Location : United States







Related Discussions:- Find a minimum two level, multiple-output and-or gate, Assignment Help, Ask Question on Find a minimum two level, multiple-output and-or gate, Get Answer, Expert's Help, Find a minimum two level, multiple-output and-or gate Discussions

Write discussion on Find a minimum two level, multiple-output and-or gate
Your posts are moderated
Related Questions
N-type semiconductor is an example of (A)  Extrinsic semiconductor.            (B) Intrinsic semiconductor. (C)  Super conductor.                        (D)  Insulators.

Since dc motors of various types are used extensively in control systems, it is essential for analytical purposes that we establish a mathematical model for the dc motor. Let us co

Explain Fourth group of 32 ASCII character code? The fourth, and final, group of 32 ASCII character codes are set aside for the lower case alphabetic symbols, five additional


please give me the ckt for wein bridge oscillator with 5KHz frequency using transister (with exact values of resistor and capacitor).

Explain the AND GATES - Microprocessor? The AND GATE has a logic 1 or high output if the entire inputs are high. The boolean and symbol expression for a 3-input AND gate is sho

Q. Determine the function of time for the clock? Given the block diagram for a 4-bit shift-left register shown in Figure (a), draw the output (Q 0 , Q 1 , Q 2 , Q 3 , and data

Refer to the circuit shown below containing a two-port network. The two-port is a transconductance amplifier. The input port of the two-port is defined by terminals A and B. T

Followings are the Disadvantages of PLC a.Too much  work  required in  connecting wires. b.Difficulty with changes or replacements. c.Difficulty in finding  errors  requi

Q. What do you mean by Time consistent Busy Hour? (i) Busy Hour (ii) Peak Busy Hour (iv) Time consistent Busy Hour  (v) Traffic intensity Ans: (i)  Busy Hour: C