Find a minimum two level, multiple-output and-or gate, Electrical Engineering

Find a minimum two level, multiple-output AND-OR gate circuit to realize these functions (eight gates minimum).

F1(a,b,c,d) =Σm(10,11,12,15) +D (4,8,14)

F2(a,b,c,d) =Σm(4,11,13,14,15)+D (5,9,12)

F(a,b,c,d) =cd' +ad' +a'b'cd'+bc'

(i) Using Shannon's expression theorem, expand F about the variable d.

(ii) Use the expansion in part (a) to realize the function using two 4-variable lookup tables and 2-to-1 MUX. Specify the lookup table inputs.

(iii) Give truth table for each lookup table.

 

Posted Date: 2/16/2013 3:13:44 AM | Location : United States







Related Discussions:- Find a minimum two level, multiple-output and-or gate, Assignment Help, Ask Question on Find a minimum two level, multiple-output and-or gate, Get Answer, Expert's Help, Find a minimum two level, multiple-output and-or gate Discussions

Write discussion on Find a minimum two level, multiple-output and-or gate
Your posts are moderated
Related Questions
Figure shows the block diagram of an aircraft pitch stabilization system which uses position, velocity and acceleration feedback. i) Show that for a unit step input the steady s

Sketch the circuit diagram of a 4- ladder network R-C phase shift oscillator and explain its principle of operation. Also determine the gain of the basic amplifier necessary for th

The Electrical Circuit sign convention Notice that current leaves a source at its high potential (positive) terminal but enters a load at its high potential (positive) ter

What is the  use of latch signal on the AD0-AD15 bus in an 8086 system? Latch signal is used to load the data those are fetched from memory to bus.

analysis and detail working of bootstrap sweep circuit

This is basically a simple senior design project where the professors are giving us a limited budget and providing us with an Arduino Board. (We can use rasberry pi, beagle bone, e

Q. Determine the function of time for the clock? Given the block diagram for a 4-bit shift-left register shown in Figure (a), draw the output (Q 0 , Q 1 , Q 2 , Q 3 , and data

Explain CWD instructions in 8086 family with example and their effect on flag. Convert signed word to signed double word: CWD instruction enlarges the sign bit of a word int

Is there any electronics related papers like digital for free download

Increase in HT and LT Ratio It is well known that for high HT/LT ratio, the losses will be low. The losses for a given quantum of power supplied through a line are inversely p