Find a minimum two level, multiple-output and-or gate, Electrical Engineering

Find a minimum two level, multiple-output AND-OR gate circuit to realize these functions (eight gates minimum).

F1(a,b,c,d) =Σm(10,11,12,15) +D (4,8,14)

F2(a,b,c,d) =Σm(4,11,13,14,15)+D (5,9,12)

F(a,b,c,d) =cd' +ad' +a'b'cd'+bc'

(i) Using Shannon's expression theorem, expand F about the variable d.

(ii) Use the expansion in part (a) to realize the function using two 4-variable lookup tables and 2-to-1 MUX. Specify the lookup table inputs.

(iii) Give truth table for each lookup table.

 

Posted Date: 2/16/2013 3:13:44 AM | Location : United States







Related Discussions:- Find a minimum two level, multiple-output and-or gate, Assignment Help, Ask Question on Find a minimum two level, multiple-output and-or gate, Get Answer, Expert's Help, Find a minimum two level, multiple-output and-or gate Discussions

Write discussion on Find a minimum two level, multiple-output and-or gate
Your posts are moderated
Related Questions
Hybrid parameters (or) h - parameters:- If the input current that is denoted as i 1 and output Voltage that is denoted as V 2 are takes as independent variables, input v

Two projects using the principle of functional independence, increases system accuracy?

What is the position of the Stack Pointer after the POP instruction? Ans) The address line is 02 greater than the previous value.

Voltage divider bias: The voltage divider is made by using external resistors R 1  and R 2 . The voltage beyond than R 2  forward biases the emitter junction. Via prop

Q.   What is a wave analyzer? Explain any one technique of wave analyzer giving its application also. OR Write short note on HETERODYNE Wave analyzer. OR Explai


Transistor Switching Circuit Design a) Sketchy a schematic diagram showing how a transistor can be used to control the operation of a relay b) Determine what is meant by ba

Switching Characteristics The switching  characteristics of power MOSFET the delay time and rise time are responsible to remove the  effect of internal capacitance of the devi

to design wheatstone bridge

Q. Consider the synchronous counter shown in Figure of the text. (a) Draw its timing diagram. (b) Show the implementation of the same synchronous counter using D flip-flops.